J
José Monteiro
Researcher at Instituto Superior Técnico
Publications - 137
Citations - 2665
José Monteiro is an academic researcher from Instituto Superior Técnico. The author has contributed to research in topics: Sequential logic & Multiplication. The author has an hindex of 26, co-authored 135 publications receiving 2555 citations. Previous affiliations of José Monteiro include University of Lisbon & Technical University of Lisbon.
Papers
More filters
Journal ArticleDOI
Precomputation-based sequential logic optimization for low power
TL;DR: This work presents a powerful sequential logic optimization method based on selectively precomputing the output logic values of the circuit one clock cycle before they are required, and using the precomputed values to reduce internal switching activity in the succeeding clock cycle.
Proceedings ArticleDOI
Retiming sequential circuits for low power
TL;DR: A method of estimating power in pipelined sequential CMOS circuits that accurately models the correlation between the vectors applied to the combinational logic of the circuit is given.
Journal ArticleDOI
Power estimation methods for sequential logic circuits
TL;DR: This work describes a comprehensive framework for exact and approximate switching activity estimation in a sequential circuit and shows that the approximation scheme is within 1-3% of the exact method, but is orders of magnitude faster for large circuits.
Journal ArticleDOI
Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications
TL;DR: This paper proposes an exact common subexpression elimination algorithm for the optimum sharing of partial terms in multiple constant multiplications (MCMs) and describes how this algorithm can be modified to target the minimum area solution under a user-specified delay constraint.
Proceedings ArticleDOI
Scheduling techniques to enable power management
TL;DR: This paper presents a scheduling algorithm which maximizes the "shut-down" period of execution units in a system and shows that this scheduling technique can save up to 40% in power dissipation.