P
Peter A. Beerel
Researcher at University of Southern California
Publications - 236
Citations - 3784
Peter A. Beerel is an academic researcher from University of Southern California. The author has contributed to research in topics: Asynchronous communication & Computer science. The author has an hindex of 30, co-authored 208 publications receiving 3403 citations. Previous affiliations of Peter A. Beerel include Intel & University of California, San Diego.
Papers
More filters
Journal ArticleDOI
An Asynchronous Low-Power High-Performance Sequential Decoder Implemented With QDI Templates
R.O. Ozdag,Peter A. Beerel +1 more
TL;DR: This paper presents the design of a channel-based asynchronous sequential decoder implemented with quasi-delay-insensitive templates and highlights the introduction of a standard-cell library and back-end design flow for asynchronous designs based on precharged half buffer (PCHB) templates.
Proceedings ArticleDOI
Average-case optimized technology mapping of one-hot domino circuits
Wei-Chun Chou,Peter A. Beerel,Ran Ginosar,Ran Ginosar,Rakefet Kol,Chris J. Myers,Shai Rotem,Kenneth S. Stevens,K.Y. Yun +8 more
TL;DR: A technology mapping technique for optimizing the average-case delay of asynchronous combinational circuits implemented using domino logic and one-hot encoded outputs, which can be used in Pentium(R) processors and can be dramatically lower than the worst- case delay obtained using conventional worst-case mapping techniques.
Proceedings ArticleDOI
Pipeline optimization for asynchronous circuits: complexity analysis and an efficient optimal algorithm
Sangyun Kim,Peter A. Beerel +1 more
TL;DR: This paper first shows that the basic pipeline optimization problem for asynchronous circuits is NP-complete, then presents an efficient branch and bound algorithm that can find the optimal pipeline configuration for moderately-sized problems.
Journal ArticleDOI
Pre-Defined Sparse Neural Networks With Hardware Acceleration
TL;DR: In this article, a pre-defined sparsity is proposed to reduce the complexity during both training and inference, regardless of the implementation platform, and an architecture for hardware acceleration that is compatible with pre defined sparsity.
Patent
Power aware asynchronous circuits
TL;DR: In this article, the authors describe techniques for converting synchronous circuits such as combinational modules, flip flops (or latches), and clock gating modules, to netlist of asynchronous modules.