Open AccessProceedings Article
Design for testability
Peng Wu
- pp 358-363
Reads0
Chats0
TLDR
An implemented system for modifying digital circuit designs to enhance testability has demonstrated its ability to integrate different DFT techniques and to introduce only sharply focused modifications on a textbook microprocessor, an ability that is missing in previous DFT systems.Abstract:
This paper presents an implemented system for modifying digital circuit designs to enhance testability. The key contributions of the work are: (1) setting design for testability in the context of test generation, (2) using failures during test generation to focus on testability problems, (3) indexing from these failures to a set of suggested circuit modifications. This approach does not add testability features to the portions of the circuit that a test generator can already handle, therefore, it promises to reduce the area and performance overhead necessary to achieve testability. While the system currently has only a small body of domain knowledge, it has demonstrated its ability to integrate different DFT techniques and to introduce only sharply focused modifications on a textbook microprocessor, an ability that is missing in previous DFT systems.read more
Citations
More filters
Journal ArticleDOI
A Discrete Fourier-Cosine Transform Chip
Martin Vetterli,A. Ligtenberg +1 more
TL;DR: An 8-point Fourier-cosine transform chip designed for a data rate of 100 Mbits/s is described, including algorithm modification for VLSI suitability, architectural choices, testing overhead, internal precision assignments, mask generation, and finally, verification of the layout.
Journal ArticleDOI
An artificial intelligence-based constraint network system for concurrent engineering
TL;DR: This paper presents a new approach to concurrent engineering, namely the use of artificial intelligence constraint networks to advise the designer on improvements that can be made to the design from the perspective of the product's life-cycle.
What IS a Good Test Case
TL;DR: This presentation explains how to design good test cases and shows how different types of tests are more effective for different classes of information.
Journal ArticleDOI
A constraint network approach to design for assembly
TL;DR: In this article, the authors present an approach to design for assembly (DFA) that operates by analyzing a design using constraint networks and gives advice to the designer on changes that should be made to improve the design.
References
More filters
Journal ArticleDOI
Built-In Self-Test Techniques
TL;DR: The various linear-feedback shift register designs for pseudorandom or pseudoexhaustive input test pattern generation and for output response signature analysis are presented.
Journal ArticleDOI
Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic
M.J.Y. Williams,J.B. Angell +1 more
TL;DR: With the increasing complexity of logic that can be fabricated on a single large-scale integrated (LSI) circuit chip, there is a growing problem of checking the logical behavior of the chips at manufacture.
Journal ArticleDOI
A Knowledge-Based System for Designing Testable VLSI Chips
Magdy S. Abadir,Melvin A. Breuer +1 more
TL;DR: This article describes efforts to build a knowledge-based expert system for designing testable VLSI chips and introduces a framework for a methodology incorporating structural, behavioral, qualitative, and quantitative aspects of known DFT techniques.
Journal ArticleDOI
Reasoning from first principles in electronic troubleshooting
TL;DR: This work argues for the primacy of models of causal interaction, rather than the traditional fault models, in troubleshooting digital electronics and points out the importance of making these models explicit, separated from the troubleshooting mechanism, and retractable in much the same sense that inferences are retracted in current systems.