Design of FPGA-Based SHE and SPWM Digital Switching Controllers for 21-Level Cascaded H-Bridge Multilevel Inverter Model
Emilia Noorsal,Asyraf Rongi,Intan Rahayu Ibrahim,Rosheila Darus,Daniel Cheok Kiang Kho,Samsul Setumin +5 more
TLDR
In this paper , the authors proposed two types of FPGA-based digital switching controllers, namely selective harmonic elimination (SHE) and sinusoidal pulse width modulation (SPWM), for a 21-level multilevel inverter.Abstract:
Multilevel inverters are a type of power electronic circuit that converts direct current (DC) to alternating current (AC) for use in high-voltage and high-power applications. Many recent studies on multilevel inverters have used field-programmable gate arrays (FPGAs) as a switching controller device to overcome the limitations of microcontrollers or DSPs, such as limited sampling rate, low execution speed, and a limited number of IO pins. However, the design techniques of most existing FPGA-based switching controllers require large amounts of memory (RAM) for storage of sampled data points as well as complex controller architectures to generate the output gating pulses. Therefore, in this paper, we propose two types of FPGA-based digital switching controllers, namely selective harmonic elimination (SHE) and sinusoidal pulse width modulation (SPWM), for a 21-level multilevel inverter. Both switching controllers were designed with minimal hardware complexity and logic utilisation. The designed SHE switching controller mainly consists of a four-bit finite state machine (FSM) and a 13-bit counter, while the SPWM switching controller employs a simple iterative CORDIC algorithm with a small amount of data storage requirement, a six-bit up-down counter, and a few adders. Initially, both digital switching controllers (SHE and SPWM) were designed using the hardware description language (HDL) in Verilog codes and functionally verified using the developed testbenches. The designed digital switching controllers were then synthesised and downloaded to the Intel FPGA (DE2-115) board for real-time verification purposes. For system-level verification, both switching controllers were tested on five cascaded H-Bridge circuits for a 21-level multilevel inverter model using the HDL co-simulation method in MATLAB Simulink. From the synthesised logic gates, it was found that the designed SHE and SPWM switching controllers require only 186 and 369 logic elements (LEs), respectively, which is less than 1% of the total LEs in an FPGA (Cyclone IV E) chip. The execution speed of the SHE switching controller implemented in the FPGA (Cyclone IV E) chip was found to be a maximum of 99.97% faster when compared with the microcontroller (PIC16F877A). The THD percentage of the 21-level SHE digital switching controller (3.91%) was found to be 37% less than that of the SPWM digital switching controller (6.17%). In conclusion, the proposed simplified design architectures of SHE and SPWM digital switching controllers have been proven to not only require minimal logic resources, achieve high processing speeds, and function correctly when tested on a real-time FPGA board, but also generate the desired 21-level stepped sine-wave output voltage (±360 VPP) at a frequency of 50 Hz with low THD percentages when tested on a 21-level cascaded H-Bridge multilevel inverter model.read more
Citations
More filters
Journal ArticleDOI
Integrated Physical Modeling and Optimal Control Method of Limited-Angle Torque Motor in Fuel Metering Apparatus
TL;DR: In this paper , a Simscape-based LATM integrated physical modeling method is proposed, which can better demonstrate the real operational characteristics of a motor, compared with the current mathematical model, and a Proportional-Integral-Derivative (PID) parameter self-tuning method based on a constriction factor particle swarm optimization (CPSO) algorithm is broached since it is difficult to tune due to a large number of multi-loop cascade PID control parameters.
Proceedings ArticleDOI
Digital Implementation of Level-Shifted Pulse Width Modulation for Multilevel Converters
TL;DR: In this paper , the authors proposed a FPGA-based digital implementation of PWM schemes for multilevel converters (MLCs) by using VHDL to realize the architectural details of LS-PWM.
Journal ArticleDOI
Trapezoidal reference-based single carrier pulse width modulation method for multilevel converters with novel FPGA implementation
Fatih Eroglu,Mehmet Kurtoglu +1 more
Journal ArticleDOI
Harmonic Mitigation in a Hybrid System Using Intelligent Control Methods
J. Suresh,R. Kiranmayi +1 more
Journal ArticleDOI
Minimum device usages of field programmable gate array (FPGA) verification of multilevel PWM inverter drive generation
TL;DR: In this article , a broad view about the state of art of different Field Programmable gate array (FPGA) processors along with the inner views about the implementations of the 3-level SVPWM.
References
More filters
Journal ArticleDOI
Review of Multilevel Inverters for PV Energy System Applications
TL;DR: This paper reviews multilevel inverters based on their classifications, development, and challenges with practical recommendations in utilizing them in renewable energy systems to motivate and guide society to focus on inventing an efficient and economical multileVEL inverter that has the combined capabilities of these converters reported in the literature.
Journal ArticleDOI
A Novel Asymmetrical 21-Level Inverter for Solar PV Energy System With Reduced Switch Count
Shaik Reddi Khasim,C. Dhanamjayulu,Sanjeevikumar Padmanaban,Jens Bo Holm-Nielsen,Massimo Mitolo +4 more
TL;DR: In this article, a novel asymmetric 21-level multilevel inverter topology for solar PV application is presented, where the PV voltage is boosted over the DC link voltage using a three-level DC-DC boost converter interfaced in between the solar panels and the inverter.
Journal ArticleDOI
A Digitally Controlled Low-EMI SPWM Generation Method for Inverter Applications
TL;DR: A digitally controlled way of generating the sinusoidal signal with less memory consumption and a new switching frequency modulation technique that is used to suppress the electromagnetic interference (EMI) caused by high switching frequencies are presented.
Journal ArticleDOI
Selective Harmonic Elimination for a Single-Phase 13-level TCHB Based Cascaded Multilevel Inverter Using FPGA
TL;DR: In this article, an implementation of selective harmonic elimination (SHE) modulation for a single-phase 13-level transistor-clamped H-bridge (TCHB) based cascaded multilevel inverter is presented.
Journal ArticleDOI
Multilevel Inverter: A Survey on Classical and Advanced Topologies, Control Schemes, Applications to Power System and Future Prospects
TL;DR: In this article, a review of multilevel inverters (MLI) has been presented, focusing on various aspects of MLIs such as different configurations, modulation techniques, the concept of new reduced switch count MLI topologies, applications regarding interface with renewable energy, motor drives, and FACTS controller.