Journal ArticleDOI
Exploiting Resonant Behavior to Reduce Inductive Noise
Michael D. Powell,T. N. Vijaykumar +1 more
- Vol. 32, Iss: 2, pp 288-299
TLDR
This proposal changes the frequency of current variations away from the resonance band to a non-resonant frequency to be absorbed by the power supply, because inductive noise is a resonance problem.Abstract:
Inductive noise in high-performance microprocessors is a reliabilityissue caused by variations in processor current (di/dt)which are converted to supply-voltage glitches by impedances inthe power-supply network. Inductive noise has been addressed byusing decoupling capacitors to maintain low impedance in thepower supply over a wide range of frequencies. However, evenwell-designed power supplies exhibit (a few) peaks of high impedanceat resonant frequencies caused by RLC resonant loops. Previousarchitectural proposals adjust current variations bycontrolling instruction fetch and issue, trading off performanceand energy for noise reduction. However, the proposals do notconsider some conceptual issues and have implementation challenges.The issues include requiring fast response, responding tovariations that do not threaten the noise margins, or respondingto variations only at the resonant frequency while the range ofhigh impedance extends to a resonance band around the resonantfrequency. While previous schemes reduce the magnitude of variations,our proposal, called resonance tuning, changes the frequencyof current variations away from the resonance band to anon-resonant frequency to be absorbed by the power supply.Because inductive noise is a resonance problem, resonance tuningreacts only to repeated variations in the resonance band, andnot to isolated variations. Reacting after a few repetitions allowsmore time for the response and reduces unnecessary responses,decreasing performance and energy loss.read more
Citations
More filters
Proceedings ArticleDOI
System level analysis of fast, per-core DVFS using on-chip switching regulators
TL;DR: It is concluded that on-chip regulators can significantly improve DVFS effectiveness and lead to overall system energy savings in a CMP, but architects must carefully account for overheads and costs when designing next-generation DVFS systems and algorithms.
Proceedings ArticleDOI
Understanding voltage variations in chip multiprocessors using a distributed power-delivery network
TL;DR: A fine-grain, parameterizable model for power-delivery networks that allows system designers to study localized, on-chip supply fluctuations in high-performance microprocessors and finds that the activity of distinct cores in CMPs present several new design challenges when considering power supply noise.
Journal ArticleDOI
Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors
TL;DR: In this article, the power, thermal and reliability modeling problems are explained and recent advances in their accurate and efficient analysis are surveyed.
Proceedings ArticleDOI
Voltage emergency prediction: Using signatures to reduce operating margins
TL;DR: A voltage emergency predictor that learns the signatures of voltage emergencies and uses these signatures to prevent recurrence of the corresponding emergencies to allow machines to operate with much tighter voltage margins and up to 13.5% higher performance.
Proceedings ArticleDOI
Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling
Vijay Janapa Reddi,Svilen Kanev,Wonyoung Kim,Simone Campanoni,Michael D. Smith,Gu-Yeon Wei,David Brooks +6 more
TL;DR: It is shown that a voltage-noise-aware thread scheduler in software can co-schedule phases of different programs to mitigate error recovery overheads in future resilient processor designs.
References
More filters
Journal ArticleDOI
The SimpleScalar tool set, version 2.0
Doug Burger,Todd Austin +1 more
TL;DR: This document describes release 2.0 of the SimpleScalar tool set, a suite of free, publicly available simulation tools that offer both detailed and high-performance simulation of modern microprocessors.
Proceedings ArticleDOI
Wattch: a framework for architectural-level power analysis and optimizations
TL;DR: Wattch is presented, a framework for analyzing and optimizing microprocessor power dissipation at the architecture-level and opens up the field of power-efficient computing to a wider range of researchers by providing a power evaluation methodology within the portable and familiar SimpleScalar framework.
Book
Elementary Differential Equations and Boundary Value Problems
TL;DR: In this article, elementary differential equations and boundary value problems are studied in the context of boundary value problem, where boundary value is defined as a function of the boundary value of the elementary differential equation.
Book
Digital Integrated Circuits
TL;DR: Digital Integrated Circuits as discussed by the authors is a practical book that bridges the gap between the circuit perspective and system perspective of digital integrated circuit design, including the impact of interconnect, design for low power, issues in timing and clocking, design methodologies and the tremendous effect of design automation on the digital design perspective.
Book
Digital Integrated Circuits
Thomas A. DeMassa,Zack Ciccone +1 more
TL;DR: The properties and definitions of Digital ICS are summarized in the partial table of contents.