Patent
Method for analyzing interconnect process variation
TLDR
In this paper, a method and a corresponding system for analyzing process variation and parasitic resistance-capacitance (RC) elements in an interconnect structure of an integrated circuit (IC) are provided.Abstract:
A method and a corresponding system for analyzing process variation and parasitic resistance-capacitance (RC) elements in an interconnect structure of an integrated circuit (IC) are provided. First descriptions of parasitic RC elements in an interconnect structure of an IC are generated. The first descriptions describe the parasitic RC elements respectively at a typical process corner and a peripheral process corner. Sensitivity values are generated at the peripheral process corner from the first descriptions. The sensitivity values respectively quantify how sensitive the parasitic RC elements are to process variation. The sensitivity values are combined into a second description of the parasitic RC elements that describes the parasitic RC elements as a function of a process variation parameter. Simulation is performed on the second description by repeatedly simulating the second description with different values for the process variation parameter.read more
Citations
More filters
Patent
Nano-wire resistance model
TL;DR: An integrated circuit design tool for modeling resistance of an interconnect specifies a structure of the interconnect in a data structure in memory in or accessible by the computer system using 3D coordinate system as mentioned in this paper.
Patent
Computer-implemented method and computing system for designing integrated circuit by considering process variations of wire
TL;DR: In this article, a computer-implemented method and a computing system for designing an integrated circuit is described, which includes receiving layout data for the integrated circuit and a technology file that includes corners of a parasitic component of each of a plurality of layers included in the integrated circuits.
Patent
Determining eco aggressor nets during incremental extraction
TL;DR: In this paper, a computer-implemented method of extracting parasitics associated with a circuit design layout generated by modifying a previous iteration of the layout, includes, in part, identifying a first multitude of nets that have been changed in the circuit design layouts relative to the previous iteration.
Patent
Integrated circuit simulation with data persistency for efficient memory usage
TL;DR: In this article, a method for simulating an integrated circuit (IC) is presented, which includes parsing an IC and loading the IC into memory and forming a table model including parameter values for at least one circuit component in the IC, the parameter values selected from a portion of a parameter space.
Patent
Computationally efficient nano-scale conductor resistance model
Karim El Sayed,Victor Moroz +1 more
TL;DR: In this article, a three-dimensional circuit representation of a circuit design is provided, which includes a plurality of conducting structures including a first conducting structure which has a length L and a width Wn and a height Hn for each volume element n in the conducting structure.
References
More filters
Patent
Logic simulation apparatus and circuit simulation apparatus
TL;DR: In this paper, a logic and circuit simulation can be accomplished on the basis of the signal propagation delay time with high reliability, where a logic simulator and a circuit simulation apparatus are provided.
Patent
Statistical corner evaluation for complex on chip variation model
TL;DR: In this article, a Sensitivity-based Complex Statistical On-Chip Variation (SCS-OCV) is proposed for static timing analysis using a novel on-chip variation model.
Patent
Method of generating technology file for integrated circuit design tools
TL;DR: In this paper, a method and system for extracting the parasitic capacitance in an IC and generating a technology file for at least one or more IC design tools is provided, which can significantly reduce field solver computational intensity and save technology file preparation cycle time.
Patent
Tool and method for modeling interposer RC couplings
TL;DR: In this paper, a substrate mesh model of the semiconductor interposer is generated, having a plurality of substrate mesh nodes, and a set of inputs to a timing analysis tool is formed.
Patent
Method for calculating capacitance gradients in VLSI layouts using a shape processing engine
TL;DR: In this paper, a shape processing engine in the form of a variational mapping engine and a capacitance calculation engine that includes a gradient calculation engine is described, which translates physical parameter variations into variations on the edges of the elementary patterns to which the layout of the integrated circuit is decomposed.
Related Papers (5)
Computer-aided analysis of electronic circuits—the need to include parasitic elements† ‡
James J. Whalen,Carmen A. Paludi +1 more