scispace - formally typeset
Journal ArticleDOI

Scheduling with dynamic voltage/speed adjustment using slack reclamation in multiprocessor real-time systems

Reads0
Chats0
TLDR
This paper proposes two novel power-aware scheduling algorithms for task sets with and without precedence constraints executing on multiprocessor systems and proposes a new scheme of slack reservation to incorporate voltage/speed adjustment overhead in the scheduling algorithms.
Abstract
The high power consumption of modern processors becomes a major concern because it leads to decreased mission duration (for battery-operated systems), increased heat dissipation, and decreased reliability. While many techniques have been proposed to reduce power consumption for uniprocessor systems, there has been considerably less work on multiprocessor systems. In this paper, based on the concept of slack sharing among processors, we propose two novel power-aware scheduling algorithms for task sets with and without precedence constraints executing on multiprocessor systems. These scheduling techniques reclaim the time unused by a task to reduce the execution speed of future tasks and, thus, reduce the total energy consumption of the system. We also study the effect of discrete voltage/speed levels on the energy savings for multiprocessor systems and propose a new scheme of slack reservation to incorporate voltage/speed adjustment overhead in the scheduling algorithms. Simulation and trace-based results indicate that our algorithms achieve substantial energy savings on systems with variable voltage processors. Moreover, processors with a few discrete voltage/speed levels obtain nearly the same energy savings as processors with continuous voltage/speed, and the effect of voltage/speed adjustment overhead on the energy savings is relatively small.

read more

Content maybe subject to copyright    Report

Citations
More filters
Journal ArticleDOI

Modified Binary Particle Swarm optimization algorithm application to real-time task assignment in heterogeneous multiprocessor

TL;DR: The Modified Binary Particle Swarm Optimization (Modified BPSO) algorithm and Novel Binary Particles Swarm (Novel B PSO) Optimization are applied to solve the real-time task assignment in heterogeneous multiprocessor.
Proceedings ArticleDOI

Power-Aware Real-Time Scheduling upon Identical Multiprocessor Platforms

TL;DR: In this paper, power-aware scheduling of sporadic constrained-deadline hard real-time tasks using dynamic voltage scaling upon multiprocessor platforms is addressed, and two distinct algorithms are proposed.
Proceedings ArticleDOI

Minimizing energy consumption of multiple-processors-core systems with simultaneous task allocation, scheduling and voltage assignment

TL;DR: An iterative divide-and conquer approach is introduced to reduce the run time for large set of tasks using mixed integer nonlinear programming (MINLP).
Proceedings ArticleDOI

Dynamic voltage and frequency scaling for optimal real-time scheduling on multiprocessors

TL;DR: Simulation results show that RT-DVFS covers up the disadvantages of RT-SVFS in the sense that RTDV FS are not practically affected by the difference among systems, whereas the energy consumption of RTsVFS highly depends on the selectable processor frequency especially in high system utilization.
Proceedings ArticleDOI

Critical-Path based Low-Energy Scheduling Algorithms for Body Area Network Systems

TL;DR: This paper proposes novel low-energy scheduling algorithms with low computational complexities for the heterogeneous body area network (BAN) systems, considering task graphs with deadlines (timing constraints) and precedence relationships to satisfy.
References
More filters
Journal ArticleDOI

Low-power CMOS digital design

TL;DR: In this paper, techniques for low power operation are presented which use the lowest possible supply voltage coupled with architectural, logic style, circuit, and technology optimizations to reduce power consumption in CMOS digital circuits while maintaining computational throughput.
Journal Article

Low-Power CMOS Digital Design

TL;DR: An architecturally based scaling strategy is presented which indicates that the optimum voltage is much lower than that determined by other scaling considerations, and is achieved by trading increased silicon area for reduced power consumption.
Proceedings ArticleDOI

A scheduling model for reduced CPU energy

TL;DR: This paper proposes a simple model of job scheduling aimed at capturing some key aspects of energy minimization, and gives an off-line algorithm that computes, for any set of jobs, a minimum-energy schedule.
Proceedings ArticleDOI

Real-time dynamic voltage scaling for low-power embedded operating systems

TL;DR: This paper presents a class of novel algorithms that modify the OS's real-time scheduler and task management service to provide significant energy savings while maintaining real- time deadline guarantees, and shows that these RT-DVS algorithms closely approach the theoretical lower bound on energy consumption.
Journal ArticleDOI

A dynamic voltage scaled microprocessor system

TL;DR: In this article, the authors proposed a dynamic voltage scaling (DVS) strategy to achieve the highest possible energy efficiency for time-varying computational loads, which can reduce energy consumption for low computational periods while retaining peak performance when required.
Related Papers (5)