Open AccessJournal Article
SIS : A System for Sequential Circuit Synthesis
Reads0
Chats0
TLDR
This paper provides an overview of SIS and contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph] manipulation, and synthesis for PGA’s (programmable gate arrays).Abstract:
SIS is an interactive tool for synthesis and optimization of sequential circuits Given a state transition table, a signal transition graph, or a logic-level description of a sequential circuit, it produces an optimized net-list in the target technology while preserving the sequential input-output behavior Many different programs and algorithms have been integrated into SIS, allowing the user to choose among a variety of techniques at each stage of the process It is built on top of MISII [5] and includes all (combinational) optimization techniques therein as well as many enhancements SIS serves as both a framework within which various algorithms can be tested and compared, and as a tool for automatic synthesis and optimization of sequential circuits This paper provides an overview of SIS The first part contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph) manipulation, and synthesis for PGA’s (programmable gate arrays) The second part contains a tutorial example illustrating the design process using SISread more
Citations
More filters
Journal ArticleDOI
Identification of Threshold Functions and Synthesis of Threshold Networks
TL;DR: The threshold identification procedure is applied to the MCNC benchmark circuits to synthesize threshold gate networks and an alternative data structure, and one that is more compact than a BDD, called a max literal factor tree (MLFT).
Proceedings ArticleDOI
A spectral transform approach to stochastic circuits
Armin Alaghi,John P. Hayes +1 more
TL;DR: A fundamental relation between stochastic circuits and spectral transforms is demonstrated and a transform approach to the analysis and synthesis of SC circuits is proposed, and it is shown that the area cost associated with Stochastic number generation can be significantly reduced.
Proceedings ArticleDOI
A Verification Framework for FBD Based Software in Nuclear Power Plants
TL;DR: This paper proposes a software verification framework for FBD software in nuclear power plants that uses SMV model checker for verifying whether an FBD meets its required properties, and VIS verification system for checking behavioral equivalence between modified FBDs.
Journal ArticleDOI
Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA designs
Jason Cong,Yean-Yow Hwang +1 more
TL;DR: Two new structural gate decomposition algorithms, named DOGMA and DOGma-m, are proposed, which combine the level-driven node-packing technique and the network flow-based labeling technique for depth-optimal technology mapping.
Book ChapterDOI
Low-Power FSMs in FPGA: Encoding Alternatives
TL;DR: Results show that binary state encoding fit well with small machines (up to 8 states), meanwhile One-Hot is better for large FSMs (over 16 states) and FSMs that make use of fewer resources are good candidates to consume less power.
References
More filters
Journal ArticleDOI
Graph-Based Algorithms for Boolean Function Manipulation
TL;DR: In this paper, the authors present a data structure for representing Boolean functions and an associated set of manipulation algorithms, which have time complexity proportional to the sizes of the graphs being operated on, and hence are quite efficient as long as the graphs do not grow too large.
Book
Logic Minimization Algorithms for VLSI Synthesis
TL;DR: The ESPRESSO-IIAPL as discussed by the authors is an extension of the ESPRSO-IIC with the purpose of improving the efficiency of Tautology and reducing the number of blocks and covers.
Journal ArticleDOI
MIS: A Multiple-Level Logic Optimization System
TL;DR: An overview of the MIS system and a description of the algorithms used are provided, including some examples illustrating an input language used for specifying logic and don't-cares.
Dissertation
Synthesis of self-timed vlsi circuits from graph-theoretic specifications
TL;DR: This thesis presents an approach for direct and efficient synthesis of self-timed (asynchronous) control circuits from formal specifications called Signal Transition Graphs (STGs), and develops a number of analytical results which establish the equivalence between the static structure of nets and their underlying firing sequence semantics.