Open AccessJournal Article
SIS : A System for Sequential Circuit Synthesis
Reads0
Chats0
TLDR
This paper provides an overview of SIS and contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph] manipulation, and synthesis for PGA’s (programmable gate arrays).Abstract:
SIS is an interactive tool for synthesis and optimization of sequential circuits Given a state transition table, a signal transition graph, or a logic-level description of a sequential circuit, it produces an optimized net-list in the target technology while preserving the sequential input-output behavior Many different programs and algorithms have been integrated into SIS, allowing the user to choose among a variety of techniques at each stage of the process It is built on top of MISII [5] and includes all (combinational) optimization techniques therein as well as many enhancements SIS serves as both a framework within which various algorithms can be tested and compared, and as a tool for automatic synthesis and optimization of sequential circuits This paper provides an overview of SIS The first part contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph) manipulation, and synthesis for PGA’s (programmable gate arrays) The second part contains a tutorial example illustrating the design process using SISread more
Citations
More filters
Proceedings ArticleDOI
Power-aware FPGA logic synthesis using binary decision diagrams
TL;DR: This work presents a power-aware logic optimization tool that is specialized to facilitate subsequent power- aware technology mapping and a synthesis framework that uses binary decision diagram based collapsing and decomposition techniques in conjunction with signal switching estimates to achieve power-efficient circuit networks.
Proceedings ArticleDOI
Transistor and pin reordering for gate oxide leakage reduction in dual T/sub ox/ circuits
TL;DR: A leakage/delay tradeoff curve is generated for dual T/sub ox/ circuits, and a transistor and pin reordering technique is proposed that has a minimal layout impact to further reduce the total leakage current and I/sub gate/ up to 26% without incurring any delay penalty.
Journal ArticleDOI
A probabilistic pairwise swap search state assignment algorithm for sequential circuit optimization
TL;DR: A probabilistic pairwise swap search (PPSS) state assignment algorithm based on assigning probabilities for each pair of code swaps and intelligently updating those probabilities such that potentially useful code swaps will get high code swap probabilities and their chance of being explored is increased.
Proceedings ArticleDOI
Design of low-power domino circuits using multiple supply voltages
Shang-Jyh Shieh,Jinn-Shyan Wang +1 more
TL;DR: The effectiveness of applying the voltage scaling technique to the cell-based domino circuits is investigated and a modified domino circuit with a contention-alleviated static keeper is proposed to improve the operating speed when the Domino circuit is driven by a low-swing signal.
Proceedings ArticleDOI
Monotonic static CMOS and dual V/sub T/ technology
Tyler Thorp,Gin Yee,Carl Sechen +2 more
TL;DR: In this article, the authors developed a methodology and tools for synthesizing monotonic static CMOS networks, which consist of alternating low-skewed and high-Skewed static gates.
References
More filters
Journal ArticleDOI
Graph-Based Algorithms for Boolean Function Manipulation
TL;DR: In this paper, the authors present a data structure for representing Boolean functions and an associated set of manipulation algorithms, which have time complexity proportional to the sizes of the graphs being operated on, and hence are quite efficient as long as the graphs do not grow too large.
Book
Logic Minimization Algorithms for VLSI Synthesis
TL;DR: The ESPRESSO-IIAPL as discussed by the authors is an extension of the ESPRSO-IIC with the purpose of improving the efficiency of Tautology and reducing the number of blocks and covers.
Journal ArticleDOI
MIS: A Multiple-Level Logic Optimization System
TL;DR: An overview of the MIS system and a description of the algorithms used are provided, including some examples illustrating an input language used for specifying logic and don't-cares.
Dissertation
Synthesis of self-timed vlsi circuits from graph-theoretic specifications
TL;DR: This thesis presents an approach for direct and efficient synthesis of self-timed (asynchronous) control circuits from formal specifications called Signal Transition Graphs (STGs), and develops a number of analytical results which establish the equivalence between the static structure of nets and their underlying firing sequence semantics.