Open AccessJournal Article
SIS : A System for Sequential Circuit Synthesis
Reads0
Chats0
TLDR
This paper provides an overview of SIS and contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph] manipulation, and synthesis for PGA’s (programmable gate arrays).Abstract:
SIS is an interactive tool for synthesis and optimization of sequential circuits Given a state transition table, a signal transition graph, or a logic-level description of a sequential circuit, it produces an optimized net-list in the target technology while preserving the sequential input-output behavior Many different programs and algorithms have been integrated into SIS, allowing the user to choose among a variety of techniques at each stage of the process It is built on top of MISII [5] and includes all (combinational) optimization techniques therein as well as many enhancements SIS serves as both a framework within which various algorithms can be tested and compared, and as a tool for automatic synthesis and optimization of sequential circuits This paper provides an overview of SIS The first part contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph) manipulation, and synthesis for PGA’s (programmable gate arrays) The second part contains a tutorial example illustrating the design process using SISread more
Citations
More filters
Journal ArticleDOI
On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits
TL;DR: New definitions are proposed here to consider the analog and dynamic effects of parametric bridging and delay faults affecting the functional block of CMOS self-checking circuits, and to ensure that they do not produce any problem at the system level.
Proceedings ArticleDOI
A routing approach to reduce glitches in low power FPGAs
TL;DR: A novel approach to reduce dynamic power in field-programmable gate arrays (FPGAs) by reducing glitches during routing by developing an efficient algorithm to find routes with target delays and building a glitch-aware router aiming at reducing dynamic power.
Proceedings ArticleDOI
State assignment for FSM low power design
M. Koegst,G. Franke,K. Feske +2 more
TL;DR: A novel and practical approach for state assignment is suggested bp means of which the average rate of register switching is reduced and more realistic power estimates are achieved in comparison with the probabilistic approach.
Journal ArticleDOI
Early power estimation for VLSI circuits
K.M. Buyuksahin,Farid N. Najm +1 more
TL;DR: This paper proposes a high-level area estimation technique based on the complexity of a Boolean network representation of the design that is capable of handling correlated input streams.
Book ChapterDOI
Decomposition Techniques for Efficient ROBDD Construction
Jawahar Jain,Amit Narayan,Claudionor Coelho,Sunil P. Khatri,Alberto Sangiovanni-Vincentelli,Robert K. Brayton,Masahiro Fujita +6 more
TL;DR: It is shown that for a large number of applications, it is more efficient to construct the ROBDD by a suitable combination of top-down and bottom-up approaches than a purely bottom- up approach.
References
More filters
Journal ArticleDOI
Graph-Based Algorithms for Boolean Function Manipulation
TL;DR: In this paper, the authors present a data structure for representing Boolean functions and an associated set of manipulation algorithms, which have time complexity proportional to the sizes of the graphs being operated on, and hence are quite efficient as long as the graphs do not grow too large.
Book
Logic Minimization Algorithms for VLSI Synthesis
TL;DR: The ESPRESSO-IIAPL as discussed by the authors is an extension of the ESPRSO-IIC with the purpose of improving the efficiency of Tautology and reducing the number of blocks and covers.
Journal ArticleDOI
MIS: A Multiple-Level Logic Optimization System
TL;DR: An overview of the MIS system and a description of the algorithms used are provided, including some examples illustrating an input language used for specifying logic and don't-cares.
Dissertation
Synthesis of self-timed vlsi circuits from graph-theoretic specifications
TL;DR: This thesis presents an approach for direct and efficient synthesis of self-timed (asynchronous) control circuits from formal specifications called Signal Transition Graphs (STGs), and develops a number of analytical results which establish the equivalence between the static structure of nets and their underlying firing sequence semantics.