Open AccessJournal Article
SIS : A System for Sequential Circuit Synthesis
Reads0
Chats0
TLDR
This paper provides an overview of SIS and contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph] manipulation, and synthesis for PGA’s (programmable gate arrays).Abstract:
SIS is an interactive tool for synthesis and optimization of sequential circuits Given a state transition table, a signal transition graph, or a logic-level description of a sequential circuit, it produces an optimized net-list in the target technology while preserving the sequential input-output behavior Many different programs and algorithms have been integrated into SIS, allowing the user to choose among a variety of techniques at each stage of the process It is built on top of MISII [5] and includes all (combinational) optimization techniques therein as well as many enhancements SIS serves as both a framework within which various algorithms can be tested and compared, and as a tool for automatic synthesis and optimization of sequential circuits This paper provides an overview of SIS The first part contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph) manipulation, and synthesis for PGA’s (programmable gate arrays) The second part contains a tutorial example illustrating the design process using SISread more
Citations
More filters
Journal ArticleDOI
Majority-Inverter Graph: A New Paradigm for Logic Optimization
TL;DR: This paper proposes a paradigm shift in representing and optimizing logic by using only majority (MAJ) and inversion (INV) functions as basic operations, and develops powerful Boolean methods exploiting global properties of MIGs, such as bit-error masking.
Proceedings ArticleDOI
An integrated design flow for a via-configurable gate array
TL;DR: A physical design flow for VCGA is developed, which integrates a set of effective techniques and uses the design flow to compare the VCGA-based and standard-cell/FPGA- based designs.
Proceedings ArticleDOI
Distributed sleep transistors network for power reduction
Changbo Long,Lei He +1 more
TL;DR: This paper proposes a novel distributed sleep transistor network (DSTN), and shows that DSTN is intrinsically better than the cluster-based design in terms of the sleep transistor area and circuit performance.
Proceedings ArticleDOI
Exploiting correlation in stochastic circuit design
Armin Alaghi,John P. Hayes +1 more
TL;DR: A new and rigorous SC correlation (SCC) measure is introduced, and it is shown that, contrary to intuition, correlation can be exploited as a resource in SC design and can be significantly more efficient and more accurate than traditional SC circuits.
Journal ArticleDOI
Power modeling and characteristics of field programmable gate arrays
TL;DR: It is shown that interconnect power is dominant and leakage power is significant in nanometer technologies, and FPGA area and power are reduced at the same time by tuning the cluster and LUT sizes.
References
More filters
Journal ArticleDOI
Graph-Based Algorithms for Boolean Function Manipulation
TL;DR: In this paper, the authors present a data structure for representing Boolean functions and an associated set of manipulation algorithms, which have time complexity proportional to the sizes of the graphs being operated on, and hence are quite efficient as long as the graphs do not grow too large.
Book
Logic Minimization Algorithms for VLSI Synthesis
TL;DR: The ESPRESSO-IIAPL as discussed by the authors is an extension of the ESPRSO-IIC with the purpose of improving the efficiency of Tautology and reducing the number of blocks and covers.
Journal ArticleDOI
MIS: A Multiple-Level Logic Optimization System
TL;DR: An overview of the MIS system and a description of the algorithms used are provided, including some examples illustrating an input language used for specifying logic and don't-cares.
Dissertation
Synthesis of self-timed vlsi circuits from graph-theoretic specifications
TL;DR: This thesis presents an approach for direct and efficient synthesis of self-timed (asynchronous) control circuits from formal specifications called Signal Transition Graphs (STGs), and develops a number of analytical results which establish the equivalence between the static structure of nets and their underlying firing sequence semantics.