Open AccessJournal Article
SIS : A System for Sequential Circuit Synthesis
Reads0
Chats0
TLDR
This paper provides an overview of SIS and contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph] manipulation, and synthesis for PGA’s (programmable gate arrays).Abstract:
SIS is an interactive tool for synthesis and optimization of sequential circuits Given a state transition table, a signal transition graph, or a logic-level description of a sequential circuit, it produces an optimized net-list in the target technology while preserving the sequential input-output behavior Many different programs and algorithms have been integrated into SIS, allowing the user to choose among a variety of techniques at each stage of the process It is built on top of MISII [5] and includes all (combinational) optimization techniques therein as well as many enhancements SIS serves as both a framework within which various algorithms can be tested and compared, and as a tool for automatic synthesis and optimization of sequential circuits This paper provides an overview of SIS The first part contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph) manipulation, and synthesis for PGA’s (programmable gate arrays) The second part contains a tutorial example illustrating the design process using SISread more
Citations
More filters
Journal ArticleDOI
MONSOON: SAT-Based ATPG for Path Delay Faults Using Multiple-Valued Logics
Stephan Eggersglüβ,Görschwin Fey,A. Glowatz,Friedrich Hapke,Juergen Schloeffel,Rolf Drechsler +5 more
TL;DR: MONSOON is presented, an efficient SAT-based approach for generating non-robust and robust test patterns for path delay faults that handles tri-state elements and environmental constraints occurring in industrial practice using multiple-valued logics.
Journal ArticleDOI
Average-case technology mapping of asynchronous burst-mode circuits
TL;DR: A technology mapper that optimizes the average performance of asynchronous burst-mode control circuits and has significantly lower average latency and cycle time than comparable circuits mapped with a leading conventional mapping technique which minimizes the worst case delay.
Journal ArticleDOI
Inferno: Streamlining Verification With Inferred Semantics
TL;DR: Inferno is presented, a novel solution capable of automatically extracting semantic information from a design's interface from simulation information, and a new closed-loop verification methodology based on Inferno, called transactional verification, which leverages approved transactions to describe correct design behavior.
Journal ArticleDOI
Further improve circuit partitioning using GBAW logic perturbation techniques
TL;DR: This paper presents a powerful multiway partitioning technique which applies efficient logic rewiring techniques for further improvement over already superior hypergraph partitioning results.
Journal ArticleDOI
Research on a Dynamic Virus Propagation Model to Improve Smart Campus Security
TL;DR: A differential model of virus propagation is established for a smart campus network by considering the differences among individuals, and a method to extend the individual evolution process to the evolution process of the entire network is proposed.
References
More filters
Journal ArticleDOI
Graph-Based Algorithms for Boolean Function Manipulation
TL;DR: In this paper, the authors present a data structure for representing Boolean functions and an associated set of manipulation algorithms, which have time complexity proportional to the sizes of the graphs being operated on, and hence are quite efficient as long as the graphs do not grow too large.
Book
Logic Minimization Algorithms for VLSI Synthesis
TL;DR: The ESPRESSO-IIAPL as discussed by the authors is an extension of the ESPRSO-IIC with the purpose of improving the efficiency of Tautology and reducing the number of blocks and covers.
Journal ArticleDOI
MIS: A Multiple-Level Logic Optimization System
TL;DR: An overview of the MIS system and a description of the algorithms used are provided, including some examples illustrating an input language used for specifying logic and don't-cares.
Dissertation
Synthesis of self-timed vlsi circuits from graph-theoretic specifications
TL;DR: This thesis presents an approach for direct and efficient synthesis of self-timed (asynchronous) control circuits from formal specifications called Signal Transition Graphs (STGs), and develops a number of analytical results which establish the equivalence between the static structure of nets and their underlying firing sequence semantics.