Open AccessJournal Article
SIS : A System for Sequential Circuit Synthesis
Reads0
Chats0
TLDR
This paper provides an overview of SIS and contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph] manipulation, and synthesis for PGA’s (programmable gate arrays).Abstract:
SIS is an interactive tool for synthesis and optimization of sequential circuits Given a state transition table, a signal transition graph, or a logic-level description of a sequential circuit, it produces an optimized net-list in the target technology while preserving the sequential input-output behavior Many different programs and algorithms have been integrated into SIS, allowing the user to choose among a variety of techniques at each stage of the process It is built on top of MISII [5] and includes all (combinational) optimization techniques therein as well as many enhancements SIS serves as both a framework within which various algorithms can be tested and compared, and as a tool for automatic synthesis and optimization of sequential circuits This paper provides an overview of SIS The first part contains descriptions of the input specification, STG (state transition graph) manipulation, new logic optimization and verification algorithms, ASTG (asynchronous signal transition graph) manipulation, and synthesis for PGA’s (programmable gate arrays) The second part contains a tutorial example illustrating the design process using SISread more
Citations
More filters
Proceedings ArticleDOI
An improved algorithm for performance optimal technology mapping with retiming in LUT-based FPGA design
Jason Cong,C. Wu +1 more
TL;DR: Three strategies are presented to improve the performance of the proposed SeqMapII algorithm of technology mapping with retiming for optimal clock period for K-LUT based FPGAs by efficient label update with single K-cut computation based on the monotone property of labels.
Proceedings ArticleDOI
A lithography-friendly structured ASIC design approach
TL;DR: This paper presents a new structured ASIC approach which utilizes an array of 2-input NAND gates and demonstrates that this approach has lower errors on the poly and the Metal1 layers by 7% and 24% respectively, compared to the ASIC approach.
Journal Article
A Hybrid GMM/SVM System for Text Independent Speaker Identification
TL;DR: Experimental results show that the proposed method can significantly improve the performance of text independent speaker identification task and report improvements of up to 50% reduction in identification error rate compared to the baseline statistical model.
Journal ArticleDOI
State assignment for area minimization of sequential circuits based on cuckoo search optimization
TL;DR: Cuckoo search optimization (CSO) algorithm is proposed for solving the state assignment problem (SAP) of FSMs with the aim of minimizing area of the resulting sequential circuit and results indicate that CSO outperforms deterministic methods as well as other non-deterministic heuristic optimization methods.
Proceedings ArticleDOI
SPFD-based effective one-to-many rewiring (OMR) for delay reduction of LUT-based FPGA circuits
TL;DR: The experimental results show the OMR can transform FPGA circuits more flexibly than the LR, GR and ER, by introducing the new manipulation, wire addition, and the computation time is as short as the existing methods.
References
More filters
Journal ArticleDOI
Graph-Based Algorithms for Boolean Function Manipulation
TL;DR: In this paper, the authors present a data structure for representing Boolean functions and an associated set of manipulation algorithms, which have time complexity proportional to the sizes of the graphs being operated on, and hence are quite efficient as long as the graphs do not grow too large.
Book
Logic Minimization Algorithms for VLSI Synthesis
TL;DR: The ESPRESSO-IIAPL as discussed by the authors is an extension of the ESPRSO-IIC with the purpose of improving the efficiency of Tautology and reducing the number of blocks and covers.
Journal ArticleDOI
MIS: A Multiple-Level Logic Optimization System
TL;DR: An overview of the MIS system and a description of the algorithms used are provided, including some examples illustrating an input language used for specifying logic and don't-cares.
Dissertation
Synthesis of self-timed vlsi circuits from graph-theoretic specifications
TL;DR: This thesis presents an approach for direct and efficient synthesis of self-timed (asynchronous) control circuits from formal specifications called Signal Transition Graphs (STGs), and develops a number of analytical results which establish the equivalence between the static structure of nets and their underlying firing sequence semantics.