VLSI Design of a Split Parallel Two-Dimensional HEVC Transform

TLDR: In this paper, the authors propose a highly parallel two-dimensional (2D) HEVC transform hardware architecture, implemented in 32-nm VLSI technology, which allows very high-resolution and frame-rate video coding by way of a very fast transform operations.

Abstract: This paper proposes a highly parallel two-dimensional (2D) HEVC transform hardware architecture, implemented in 32-nm VLSI technology. The design allows very high-resolution and frame-rate video coding by way of a very fast HEVC transform operations. It is based on a split architecture, where the individual transform type and size is separated into its own core, therefore enables pixel-level parallelism in the 2D parallel and folded structures. This work also implements the full specification of the HEVC transform for both the DCT and DST transforms, with performance, power, and area analyses for the two structures. Results show very significant speed up over existing unified architectures, with only a relatively modest increase in total gate count. The design is suitable for applications that require very high video resolution and frame rate.