scispace - formally typeset
C

C. Fernando

Researcher at Texas Instruments

Publications -  5
Citations -  746

C. Fernando is an academic researcher from Texas Instruments. The author has contributed to research in topics: Phase-locked loop & CMOS. The author has an hindex of 4, co-authored 5 publications receiving 717 citations.

Papers
More filters
Journal ArticleDOI

All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS

TL;DR: In this paper, the authors present a single-chip fully compliant Bluetooth radio fabricated in a digital 130-nm CMOS process, which is compatible with digital deep-submicron CMOS processes and can be readily integrated with a digital baseband and application processor.
Journal ArticleDOI

The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90-nm Digital CMOS Process

TL;DR: The receiver in the first single-chip GSM/GPRS transceiver that incorporates full integration of quad-band receiver, transmitter, memory, power management, dedicated ARM processor and RF built-in self test in a 90-nm digital CMOS process is presented.
Proceedings Article

All-digital TX frequency synthesizer and discrete-time receiver for bluetooth radio in 130-nm CMOS

TL;DR: In this paper, the authors present a single-chip fully compliant Bluetooth radio fabricated in a digital 130-nm CMOS process, which is compatible with digital deep-submicron CMOS processes and can be readily integrated with a digital baseband and application processor.
Proceedings ArticleDOI

Event-driven simulation and modeling of an RF oscillator

TL;DR: A novel simulation technique which uses an event-driven VHDL simulator to model phase noise behavior of an RF oscillator for wireless applications is proposed and demonstrated and has been successfully applied and validated in a Bluetooth transceiver IC fabricated in a digital 130 nm process.

A 1.8dB NF Receiver front-end for GSM/GPRS in a 90nm Digital CMOS

TL;DR: In this article, an RF receiver front-end for a GSM/GPRS radio system-on-chip in a 90nm digital CMOS technology is presented, consisting of low noise amplifier, transconductance amplifier, switching mixer and local oscillator.