Open AccessProceedings Article
All-digital TX frequency synthesizer and discrete-time receiver for bluetooth radio in 130-nm CMOS
Robert Bogdan Staszewski,Khurram Muhammad,Dirk Leipold,Chih-Ming Hung,Yo-Chuol Ho,John Wallberg,C. Fernando,Ken Maggio,Roman Staszewski,T. Jung,Jinseok Koh,S. John,I. Deng,Vivek Sarda,O. Moreira-Tamayo,Valerian Mayega,Ran Katz,Ofer Friedman,Oren Eliezer,Elida de-Obaldia,Poras T. Balsara +20 more
- Vol. 39, Iss: 12, pp 2278-2291
TLDR
In this paper, the authors present a single-chip fully compliant Bluetooth radio fabricated in a digital 130-nm CMOS process, which is compatible with digital deep-submicron CMOS processes and can be readily integrated with a digital baseband and application processor.Abstract:
We present a single-chip fully compliant Bluetooth radio fabricated in a digital 130-nm CMOS process. The transceiver is architectured from the ground up to be compatible with digital deep-submicron CMOS processes and be readily integrated with a digital baseband and application processor. The conventional RF frequency synthesizer architecture, based on the voltage-controlled oscillator and the phase/frequency detector and charge-pump combination, has been replaced with a digitally controlled oscillator and a time-to-digital converter, respectively. The transmitter architecture takes advantage of the wideband frequency modulation capability of the all-digital phase-locked loop with built-in automatic compensation to ensure modulation accuracy. The receiver employs a discrete-time architecture in which the RF signal is directly sampled and processed using analog and digital signal processing techniques. The complete chip also integrates power management functions and a digital baseband processor. Application of the presented ideas has resulted in significant area and power savings while producing structures that are amenable to migration to more advanced deep-submicron processes, as they become available. The entire IC occupies 10 mm 2 and consumes 28 mA during transmit and 41 mA during receive at 1.5-V supply.read more
Citations
More filters
All-Digital I/Q RF-DAC
TL;DR: This thesis proposes a wideband, high-resolution, all-digital orthogonal I/Q radio-frequency digital-to-analog (RF-DAC), which is discussed that contemporary RF transceivers must support most of multi-mode/multiband communication standards such as Wi-Fi, Bluetooth, and Fourth Generation (4G) of 3GPP cellular.
Journal ArticleDOI
A Voltage-Controlled, Oscillation-Based ADC Design for Computation-in-Memory Architectures Using Emerging ReRAMs
Mahta Mayahinia,Abhairaj Abhairaj Singh,Christopher Bengel,Stefan Wiefels,Muath Abu Lebdeh,Stephan Menzel,Dirk Wouters,Anteneh Gebregiorgis,Rajendra Bishnoi,Rajiv V. Joshi,Said Hamdioui +10 more
TL;DR: An efficient Voltage-Controlled-Oscillator (VCO)–based analog-to-digital converter (ADC) design is proposed to improve the performance and energy efficiency of the CiM architecture and can tolerate ≈30% variability with a negligible impact on the performance of the ADC.
DissertationDOI
Projeto de LNAs CMOS para radiofrequência usando programação geométrica.
Chaparro Moreno,Sergio Andrés +1 more
TL;DR: This dissertation proposes the design of CMOS narrowband and wideband low noise amplifiers and a topology for wideband LNAs is designed including the geometric programming in an early stage of the design.
Journal ArticleDOI
A 3rd-Order FIR Filter Implementation Based on Time-Mode Signal Processing
TL;DR: In this paper , a 3rd-order low-pass finite impulse response (FIR) filter based on time-mode signal processing circuits was implemented in a 28 nm Samsung fully-depleted silicon-on-insulator FD-SOI process under 1 V supply voltage with 5 MHz sampling frequency.
Dissertation
Digital Phase Locked Loops for Radio Frequency Synthesis
TL;DR: Several IC design techniques are demonstrated, which improve the DPLL in terms of both overall architecture and individual subblocks, which much better exploit the new silicon ecosystems.
References
More filters
Journal ArticleDOI
A general theory of phase noise in electrical oscillators
Ali Hajimiri,Thomas H. Lee +1 more
TL;DR: In this paper, a general model is introduced which is capable of making accurate, quantitative predictions about the phase noise of different types of electrical oscillators by acknowledging the true periodically time-varying nature of all oscillators.
Journal ArticleDOI
A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line
TL;DR: Test results show that even higher resolutions can be achieved using the VDL method, and resolutions down to 5 ps are demonstrated to be obtainable.
Journal ArticleDOI
All-digital PLL and transmitter for mobile phones
Robert Bogdan Staszewski,John Wallberg,Sameh S. Rezeq,Chih-Ming Hung,Oren Eliezer,Sudheer Vemulapalli,C. Fernando,Kenneth J. Maggio,Robert B. Staszewski,N. Barton,Meng-Chang Lee,P. Cruise,Manouchehr Entezari,Khurram Muhammad,Dirk Leipold +14 more
TL;DR: The first all-digital PLL and polar transmitter for mobile phones is presented, exploiting the new paradigm of a deep-submicron CMOS process environment by leveraging on the fast switching times of MOS transistors, the fine lithography and the precise device matching, while avoiding problems related to the limited voltage headroom.
Journal ArticleDOI
The Path to the Software-Defined Radio Receiver
TL;DR: The receiver's flexible analog baseband samples the channel of interest at zero IF, and is followed by clock-programmable downsampling with embedded filtering, giving a tunable selectivity that exceeds that of an RF prefilter, and a conversion rate that is low enough for A/D conversion at only milliwatts.
Journal ArticleDOI
A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation
TL;DR: A digital compensation method and key circuits are presented that allow fractional-N synthesizers to be modulated at data rates greatly exceeding their bandwidth and indicate that it meets performance requirements of the digital enhanced cordless telecommunications (DECT) standard.
Related Papers (5)
All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS
The First Fully Integrated Quad-Band GSM/GPRS Receiver in a 90-nm Digital CMOS Process
A Quad-Band GSM/GPRS/EDGE SoC in 65 nm CMOS
Hooman Darabi,Paul Chang,Henrik T. Jensen,Alireza Zolfaghari,P. Lettieri,John Leete,Behnam Mohammadi,J. Chiu,Qiang Li,Shr-Lung Chen,Zhimin Zhou,Morteza Vadipour,Calvin Chen,Yuyu Chang,A. Mirzaei,A. Yazdi,Med Nariman,Amir Hadji-Abdolhamid,Ethan Chang,B. Zhao,K. Juan,P. Suri,C. Guan,L. Serrano,J. Leung,J. Shin,Joonsuk Kim,H. Tran,P. Kilcoyne,H. Vinh,E. Raith,M. Koscal,Ajat Hukkoo,Claude Hayek,V. Rakhshani,C. Wilcoxson,M. Rofougaran,Ahmadreza Rofougaran +37 more