J
J.M. Rochelle
Researcher at University of Tennessee
Publications - 19
Citations - 705
J.M. Rochelle is an academic researcher from University of Tennessee. The author has contributed to research in topics: CMOS & Flicker noise. The author has an hindex of 14, co-authored 19 publications receiving 682 citations. Previous affiliations of J.M. Rochelle include Oak Ridge National Laboratory.
Papers
More filters
Journal ArticleDOI
A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications
B.K. Swann,Benjamin J. Blalock,L.G. Clonts,David M. Binkley,J.M. Rochelle,E. Breeding,K.M. Baldwin +6 more
TL;DR: The design is believed to be the first fully integrated CMOS subnanosecond time-to-digital TDC used in PET medical imaging and the first realization of a CMOS TDC that achieves an rms timing resolution below 100 ps within a 100-ns conversion time.
Journal ArticleDOI
Multiple-input microcantilever sensors
Charles L. Britton,Charles L. Britton,R.L. Jones,R.L. Jones,P. I. Oden,P. I. Oden,Zhiyu Hu,Zhiyu Hu,Robert J. Warmack,Robert J. Warmack,S.F. Smith,S.F. Smith,W.L. Bryan,W.L. Bryan,J.M. Rochelle,J.M. Rochelle +15 more
TL;DR: A surface-micromachined micro-electro-mechanical-system (MEMS) process has been used to demonstrate multiple-input chemical sensing using selectively coated cantilever arrays.
Journal ArticleDOI
A CAD methodology for optimizing transistor current and sizing in analog CMOS design
TL;DR: A computer-aided design methodology for optimizing MOS transistor current and sizing is presented where drain current ID, inversion level (represented by inversion coefficient IC), and channel length L are selected as three independent degrees of design freedom resulting in an optimized selection of channel width for layout.
Journal ArticleDOI
Comparison of a BSIM3V3 and EKV MOSFET model for a 0.5 /spl mu/m CMOS process and implications for analog circuit design
TL;DR: In this article, the Berkeley Short-Channel IFGET Model (BSIM3V3) and EKV 2.6 MOSFET models are evaluated in terms of their ability to model lowvoltage analog circuits.
Journal ArticleDOI
A custom mixed-signal CMOS integrated circuit for high performance PET tomograph front-end applications
B.K. Swann,J.M. Rochelle,David M. Binkley,B.S. Puckett,Benjamin J. Blalock,S.C. Terry,J.C. Moyers,J. Young,Michael E. Casey,M.S. Musrock,John E. Breeding +10 more
TL;DR: In this paper, a custom mixed-signal CMOS integrated circuit has been developed for high performance positron emission tomography (PET) front-end applications, which contains four differential variable-gain constant bandwidth amplifiers, which receive buffered photomultiplier tube (PMT) voltage pulses.