scispace - formally typeset
P

Ping-Yi Hsieh

Researcher at National Tsing Hua University

Publications -  7
Citations -  38

Ping-Yi Hsieh is an academic researcher from National Tsing Hua University. The author has contributed to research in topics: Voltage regulator & Silicon. The author has an hindex of 2, co-authored 4 publications receiving 26 citations.

Papers
More filters
Proceedings ArticleDOI

Footprint-efficient and power-saving monolithic IoT 3D + IC constructed by BEOL-compatible sub-10nm high aspect ratio (AR>7) single-grained Si FinFETs with record high Ion of 0.38 mA/μm and steep-swing of 65 mV/dec. and I on /I off ratio of 8

TL;DR: In this paper, a footprint-efficient and power-saving BEOL compatible 3D+IC carrying monolithic 3D stackable FinFETs and W interconnect were demonstrated by low thermal budget laser spike anneal technology.
Journal ArticleDOI

Single-Crystal Islands (SCI) for Monolithic 3-D and Back-End-of-Line FinFET Circuits

TL;DR: In this paper, a single-crystal islands (SCI) technique using low thermal budget pulse laser process is proposed and demonstrated to fabricate singlecrystal silicon islands over amorphous dielectric for monolithic 3D and back-end-of-line (BEOL) FinFET circuits.
Proceedings ArticleDOI

Crystal-Orientation-Tolerant Voltage Regulator using Monolithic 3D BEOL FinFETs in Single-Crystal Islands for On-Chip Power Delivery Network

TL;DR: In this paper, a single-crystal-island (SCI) technique is demonstrated using low thermal budget pulse laser process to fabricate singlecrystal islands for monolithic 3D back-end-of-line (BEOL) FinFET circuits.
Journal ArticleDOI

Passivated Interfacial Traps of Monolayer MoS2 with Bipolar Electrical Pulse.

TL;DR: In this article , fundamental processes in excitation and relaxation of the photoresponse are studied and correlated with interfacial traps of the monolayer MoS2, and a mechanism for the onset of saturation photocurrent and the reset behavior in the Monolayer photodetector is illustrated based on device performances.