scispace - formally typeset
P

Pragya Kushwaha

Researcher at University of California, Berkeley

Publications -  63
Citations -  948

Pragya Kushwaha is an academic researcher from University of California, Berkeley. The author has contributed to research in topics: BSIM & MOSFET. The author has an hindex of 14, co-authored 58 publications receiving 578 citations. Previous affiliations of Pragya Kushwaha include Indian Space Research Organisation & Indian Institute of Technology Kanpur.

Papers
More filters
Proceedings ArticleDOI

High voltage LDMOSFET modeling using BSIM6 as intrinsic-MOS model

TL;DR: In this article, the authors reported high voltage MOSFET modeling using BSIM6 model, which has two components - intrinsic MOS-FET channel of LDMOS and a drift region modeled by non-linear drift resistance.
Proceedings ArticleDOI

BSIM-IMG: Compact model for RF-SOI MOSFETs

TL;DR: In this article, the authors have validated the RF capabilities of BSIM-IMG model which is the latest industry standard compact model for independent double-gate MOSFETs.
Journal ArticleDOI

Modeling of Advanced RF Bulk FinFETs

TL;DR: In this article, the Berkeley short-channel IGFET model-common multi-gate model is improved to account for the impact of substrate coupling on the RF parameters, and the model demonstrates excellent agreement with the measured data over a broad range of frequencies.
Proceedings ArticleDOI

Negative-Capacitance FinFETs: Numerical Simulation, Compact Modeling and Circuit Evaluation

TL;DR: In this article, a complete simulation framework for Negative Capacitance FinFETs including numerical simulation, compact model, and circuit evaluation is presented, where the influence of short-channel effects in Ferroelectric voltage amplification is incorporated.
Proceedings ArticleDOI

Threshold voltage modeling of GaN based normally-off tri-gate transistor

TL;DR: In this paper, a behavioral model of threshold voltage for normally off (enhancement mode) AlGaN/GaN based tri-gate HEMT is proposed, which captures strain relaxation with reduction in device width.