scispace - formally typeset
R

R.D. Blanton

Researcher at Carnegie Mellon University

Publications -  158
Citations -  2948

R.D. Blanton is an academic researcher from Carnegie Mellon University. The author has contributed to research in topics: Automatic test pattern generation & Fault model. The author has an hindex of 31, co-authored 153 publications receiving 2707 citations. Previous affiliations of R.D. Blanton include University of Pittsburgh.

Papers
More filters
Journal ArticleDOI

Improving Diagnosis Through Failing Behavior Identification

TL;DR: By analyzing the neighborhood states of each defect site reported by logic diagnosis, sites that are not likely to be defective can be eliminated, which leads to improvement in diagnosis resolution, and with little influence on diagnosis accuracy, the number of incorrect defective sites can be reduced.
Journal ArticleDOI

High-Level Fault Modeling in Surface-Micromachined MEMS

TL;DR: In this paper, the authors compared the results of schematic-level fault simulations with low-level finite element analysis (FEA) and demonstrated the efficacy of such an approach, achieving a 60X speedup over FEA with little accuracy loss in modeling defects caused by particles.
Proceedings ArticleDOI

SLIDER: A fast and accurate defect simulation framework

TL;DR: This work proposes a framework to enable fast and accurate defect simulation, by making use of existing and well-developed mixed-signal simulation technology (traditionally used for design verification), and demonstrates that the proposed framework is scalable to handle large designs efficiently.
Proceedings ArticleDOI

Path delay test generation for domino logic circuits in the presence of crosstalk

TL;DR: A model for characterizing the delay of a domino gate in the presence of crosstalk is developed and exploited by a new efJicient timing analysis algorithm, which avoids the iterative methods commonly employed for static CMOS circuits.
Proceedings ArticleDOI

Physically-aware analysis of systematic defects in integrated circuits

TL;DR: Novel techniques to identify and prevent design-induced systematic defects are developed, which facilitate to evaluate the effectiveness of DFM rules and improve the manufacturing process and design for yield enhancement.