R
R.D. Blanton
Researcher at Carnegie Mellon University
Publications - 158
Citations - 2948
R.D. Blanton is an academic researcher from Carnegie Mellon University. The author has contributed to research in topics: Automatic test pattern generation & Fault model. The author has an hindex of 31, co-authored 153 publications receiving 2707 citations. Previous affiliations of R.D. Blanton include University of Pittsburgh.
Papers
More filters
Proceedings ArticleDOI
Specification test compaction for analog circuits and MEMS [accelerometer and opamp examples]
TL;DR: The application of the proposed methodology to an operational amplifier and a MEMS accelerometer reveal that redundant tests can be statistically identified from a complete set of specification-based tests, with negligible error.
Proceedings ArticleDOI
Fault tuples in diagnosis of deep-submicron circuits
TL;DR: Fault tuples can accurately mimic the complex misbehavior of DSM ICs at the logic level, enabling practical diagnosis of large circuits, and indicate that fault tuples may enhance diagnosis significantly.
Journal ArticleDOI
Modeling the economics of testing: a DFT perspective
TL;DR: This work developed the Carnegie Mellon University Test Cost Model, a DFT cost-benefit model, derived inputs to the model for various IC cases with different assumptions about volume, yield, chip size, test attributes, and so forth, and studied DFT's impact on these cases.
Proceedings ArticleDOI
LightNN: Filling the Gap between Conventional Deep Neural Networks and Binarized Networks
TL;DR: A new DNN model is proposed, LightNN, which replaces the multiplications to one shift or a constrained number of shifts and adds, yet are more energy efficient with only slightly less accuracy than conventional DNNs for a fixed DNN configuration.
Journal ArticleDOI
On the properties of the input pattern fault model
R.D. Blanton,John P. Hayes +1 more
TL;DR: The IP fault model is described and a method for analyzing IP faults using standard single stuck-line- (SSL-) based fault simulators and test generation tools is provided to generate test sets that target the IP faults of the ISCAS85 benchmark circuits and a carry-lookahead adder.