V
V. Kamakoti
Researcher at Indian Institute of Technology Madras
Publications - 124
Citations - 992
V. Kamakoti is an academic researcher from Indian Institute of Technology Madras. The author has contributed to research in topics: Field-programmable gate array & Benchmark (computing). The author has an hindex of 17, co-authored 121 publications receiving 901 citations. Previous affiliations of V. Kamakoti include National Institute of Technology, Tiruchirappalli & Indian Institute of Science.
Papers
More filters
Proceedings ArticleDOI
Cluster-based detection of SEU-caused errors in LUTs of SRAM-based FPGAs
TL;DR: A cluster-based parity-checking technique that can detect 100% of all single event upset (SEU) faults in the LUTs of SRAM-based FPGAs is proposed and two different configurable logic block (CLB) architectures that could be used to implement the proposed SEU detection technique are described.
Proceedings ArticleDOI
Tunable stochastic computing using layered synthesis and temperature adaptive voltage scaling
TL;DR: This paper presents a framework wherein, the devices can operate at varying error tolerant modes while significantly reducing the power dissipated, and presents a novel layered synthesis optimization coupled with temperature aware supply and body bias voltage scaling to operate the design at various “tunable” error tolerance modes.
Proceedings ArticleDOI
A novel three phase parallel genetic approach to routing for field programmable gate arrays
TL;DR: A handshake is established between the fields of "parallel genetic algorithms" and reconfigurable systems, to provide a solution for the routing problem for FPGAs, that attempts to enhance the performance of the circuit implemented by the FPGA.
Journal ArticleDOI
An Efficient Digital Architecture for Principal Component Neural Network and its FPGA Implementation
TL;DR: Results of FPGA implementation of the design for principal component neural network show that as many as 500 input vectors can be processed during training phase and 700 input vectors during retrieval phase in a second, valuable for high-speed applications.
Journal Article
Parallel partitioning techniques for logic minimization using redundancy identification
TL;DR: This paper presents a parallel partitioning approach for the logic optimization problem using the concept of redundancy identification, which finds extensive applications in the area of VLSI CAD tool design.