scispace - formally typeset
Y

Y.K. Chen

Researcher at Alcatel-Lucent

Publications -  27
Citations -  238

Y.K. Chen is an academic researcher from Alcatel-Lucent. The author has contributed to research in topics: Heterojunction bipolar transistor & Amplifier. The author has an hindex of 9, co-authored 27 publications receiving 232 citations. Previous affiliations of Y.K. Chen include National Taiwan University.

Papers
More filters
Journal ArticleDOI

Smooth and vertical-sidewall InP etching using Cl2/N2 inductively coupled plasma

TL;DR: In this article, inductively coupled plasma (ICP) was used for mesa etching of InP using Cl2/N2 chemistry with a Ni metal mask, achieving a rate of approximately 140 nm/min at a dc bias of 120 V. The effects of temperature, gas flow, chamber pressure, ICP source power, and substrate bias power on etch rate were studied.
Journal ArticleDOI

A wide-band multiport planar power-divider design using matched sectorial components in radial arrangement

TL;DR: In this paper, the authors proposed a new multiport planar power-divider design by radially combining the sectorial components and the input and output matching networks, which can achieve good input match over a wide bandwidth without resorting to transformer sections of high-impedance lines.
Proceedings ArticleDOI

Highly Efficient Harmonically Tuned InP D-HBT Push-Push Oscillators Operating up to 287 GHz

TL;DR: In this paper, an integrated push-push oscillator, achieving high output power at 210, 235 and 287 GHz, was realized in a 0.5 mum emitter double-heterojunction InGaAs/InP HBT (D-HBT) technology with a maximum oscillation frequency fmax of 335 GHz and a breakdown voltage (Vbceo) of 4 V.
Journal ArticleDOI

Ga2O3(Gd2O3)/GaAs power MOSFETs

TL;DR: In this article, the power performance of GaAs MOSFETs using Ga/sub 2/O/sub 3/(Gd/sub 1/O+O/Sub 3)/ as the gate dielectric is presented.
Journal ArticleDOI

Evaluation of encapsulation and passivation of InGaAs/InP DHBT devices for long-term reliability

TL;DR: In this paper, the authors evaluated several encapsulation techniques in terms of degradation of electrical characteristics, gap filling under the mesa structures, and adhesion to the semiconductor and metal surfaces.