scispace - formally typeset
Z

Zhihong Chen

Researcher at Purdue University

Publications -  146
Citations -  13882

Zhihong Chen is an academic researcher from Purdue University. The author has contributed to research in topics: Graphene & Carbon nanotube. The author has an hindex of 38, co-authored 145 publications receiving 12802 citations. Previous affiliations of Zhihong Chen include University of Florida & IBM.

Papers
More filters
Journal ArticleDOI

Transparent, Conductive Carbon Nanotube Films

TL;DR: Characteristics of the fabrication of ultrathin, transparent, optically homogeneous, electrically conducting films of pure single-walled carbon nanotubes indicate broad applicability of the films for electrical coupling in photonic devices.
Journal ArticleDOI

Carbon-based electronics.

TL;DR: This work reviews the progress that has been made with carbon nanotubes and, more recently, graphene layers and nanoribbons and suggests that it could be possible to make both electronic and optoelectronic devices from the same material.
Journal ArticleDOI

Graphene nano-ribbon electronics

TL;DR: In this article, the electrical properties of nano-ribboned field effect transistor (FE transistor) devices were investigated as a function of ribbon width, and it was shown that the resistivity of a ribbon increases as its width decreases, indicating the impact of edge states.
Journal ArticleDOI

The Role of Metal-Nanotube Contact in the Performance of Carbon Nanotube Field-Effect Transistors

TL;DR: It is shown that a large data set of more than 100 devices can be consistently accounted by a model that relates the on-current of a CNFET to a tunneling barrier whose height is determined by the nanotube diameter and the nature of the source/drain metal contacts.
Journal ArticleDOI

An integrated logic circuit assembled on a single carbon nanotube.

TL;DR: A five-stage ring oscillator is built that comprises, in total, 12 FETs side by side along the length of an individual carbon nanotube, and a complementary metal-oxide semiconductor‐type architecture was achieved by adjusting the gate work functions of the individual p-type and n-type Fets used.