scispace - formally typeset
Search or ask a question

Showing papers in "Journal of Systems Architecture in 2006"


Journal ArticleDOI
TL;DR: A number of interesting self-organization phenomena found in nature are reviewed, then their potential applicability in several computer science application scenarios are discussed.

184 citations


Journal ArticleDOI
TL;DR: The Flocking clustering algorithm uses stochastic and heuristic principles discovered from observing bird flocks or fish schools to generate a clustering of a given set of data through the embedding of the high-dimensional data items on a two-dimensional grid for easy clustering result retrieval and visualization.

118 citations


Journal ArticleDOI
TL;DR: The development of a high-frequency PWM generator architecture for power converter control using FPGA and CPLD ICs and results are presented for low cost functional verification of the proposed architecture.

87 citations


Journal ArticleDOI
TL;DR: Ad hoc Networking with Swarm Intelligence (ANSI), is a congestion-aware routing protocol, which is able to collect more information about the local network and make more effective routing decisions than traditional MANET protocols, and achieves this performance with fewer route errors as compared to AODV.

82 citations


Journal ArticleDOI
TL;DR: A case study performed at Sabre Airline SolutionsTM evaluating the effects of adopting Extreme Programming (XP) practices with a team that had characteristically plan-driven risk factors found that the Sabre team yielded above- average post-release quality and average to above-average productivity.

80 citations


Journal ArticleDOI
TL;DR: The design and the implementation of a tool for collecting and analyzing product metrics in a non-invasive way and, without flexible and transparent tools, nearly impossible to collect data accurately.

75 citations


Journal ArticleDOI
TL;DR: A comprehensive survey of existing state-of-the-art Nature inspired routing protocols for fixed telecommunication networks developed by researchers who are trained in novel and different design doctrines and practices is provided.

71 citations


Journal ArticleDOI
TL;DR: A new reversible circuit has been proposed, namely reversible binary coded decimal (BCD) adder, which is the first ever proposed in reversible logic synthesis.

61 citations


Journal ArticleDOI
TL;DR: The key challenges in multi-site software engineering and the ontology representation of commonly shared conceptualisations in software development are presented and the agent communication with developers in the form of man-machine interactions is demonstrated.

53 citations


Journal ArticleDOI
TL;DR: Results show that GridWay is a reliable workload management tool for dynamic and faulty Grid environments, and able to detect and recover from any of the Grid element failure, outage and saturation conditions specified by the reliability analysis procedure.

52 citations


Journal ArticleDOI
TL;DR: This work developed a simulation model of open source software development process and evaluated the effects of TDD (Test Driven Development) since it is easer to apply in a distributed environment than most other agile practices.

Journal ArticleDOI
TL;DR: The architecture of a quadruple precision floating-point multiplier that also supports two parallel double precision multiplications is presented, and it is shown that the dual-mode double precision multiplier requires 43% less area than a conventional double Precision multiplier.

Journal ArticleDOI
TL;DR: In this article, the authors investigate capabilities of the microprocessor testing by software procedures taking into account system environment constraints, and propose new test strategies combining deterministic and pseudo-random approaches supported by the available hardware mechanisms, which improve testability features.

Journal ArticleDOI
TL;DR: The paper presents an approach inspired by the traditional software development: partial configurations are produced by assembling components from a previously created library, thus enabling the embedded application developer to produce the configuration data required for run-time modifications with less effort than is needed with the conventional design flow.

Journal ArticleDOI
TL;DR: FMESP incorporates the conceptual and technological elements necessary to ease the integrated management of the definition and evaluation of software processes and provides the support for the software process measurement at model level.

Journal ArticleDOI
TL;DR: The restricted shortest paths are introduced, which are used by the routing algorithm, and an efficient algorithm for their construction in 2-circulant graphs is presented.

Journal ArticleDOI
TL;DR: It will be shown how the full Object Oriented implementation provides a powerful support for extracting all data represented in the model that the system implements.

Journal ArticleDOI
TL;DR: The dynamic decision tree (DDT) predictor is designed, which exhibits only linear size growth in the number of features, and is comparable on average to conventional branch predictors, opening the door to practically using large numbers of additional features.

Journal ArticleDOI
TL;DR: This paper presents a role scheme, elaborate on its implementation and explain how it can be used to derive metrics, and illustrates the ideas by data gathered in student projects in the university.

Journal ArticleDOI
TL;DR: A NULL Cycle Reduction (NCR) technique is developed to increase the throughput of NULL Convention Logic systems, by reducing the time required to flush complete DATA wavefronts, commonly referred to as the NULL cycle.

Journal ArticleDOI
TL;DR: This paper shows that the use of a full Bayesian approach in the learning process helps providing robustness against statistical noise and over-fitting, as the size of a transition matrix grows exponentially with the order of the model.

Journal ArticleDOI
TL;DR: This paper presents some tools and techniques for managing large metrics collection projects based on the usage of the PROM metrics collection tool.

Journal ArticleDOI
TL;DR: This work proposes a light-weighted candidate peer selection strategy based on avoidance of network congestion and an adaptive re-scheduling algorithm in order to enhance smoothness of the aggregated streaming rate perceived at the consumer side.

Journal ArticleDOI
TL;DR: This work presents the technique that transfers the allocation and de-allocation functions' executions from main CPU to a separate processor residing on chip with DRAM (Intelligent Memory Manager) and shows that 60% of the cache misses caused by the service functions are eliminated when using this technique.

Journal ArticleDOI
TL;DR: A TCAM architecture that can be used on top of the previously reported power saving techniques and it offers additional 30% reduction in power consumption is proposed.

Journal ArticleDOI
TL;DR: A strategy to implement adaptive routing in irregular networks is presented and analyzed, which improves the network capabilities by allocating more resources to the fastest and most used virtual network, thus narrowing the performance gap with regular topologies.

Journal ArticleDOI
TL;DR: A polynomial time algorithm is developed to check feasibility of mapping a permutation using the proposed S-net model of an MIN, a high-level net based on the stochastic behaviour of GSPN and coupled with the flexibility and compactness of Coloured Petri net.

Journal ArticleDOI
TL;DR: The Probabilistic Miss Equations model is extended to be able to cope with codes that include data-dependent conditional structures too, and validations show a good degree of accuracy in the predictions despite the irregularity of the access patterns.

Journal ArticleDOI
TL;DR: An analysis of XCSi performance and the guidelines for a hardware implementation are presented, showing that, although there is a dramatic reduction of available precision, the integer version of X CS can reach optimal performance in all problems considered, though it often converges more slowly than the original floating point version.

Journal ArticleDOI
TL;DR: The end user is presented with a variety of unencrypted structural cores, each one describing an architecture with its own area, delay and power characteristics, he can choose the one that best fits his specific needs which he can further optimize or customize.