Journal ArticleDOI
An experimental 64-bit decoded Josephson NDRO random access memory
W.H. Henkels,H.H. Zappe +1 more
Reads0
Chats0
TLDR
The design and testing of an experimental fully decoded 64-bit Josephson NDRO (nondestructive readout) RAM chip are described and good agreement with computer simulations was obtained throughout.Abstract:
The design and testing of an experimental fully decoded 64-bit Josephson NDRO (nondestructive readout) RAM chip are described. Tree decoders were used to access the memory cells. The basic memory cell was a ring cell containing a single write gate. The chips were built in a coarse 25 /spl mu/m technology since neither speed nor density were stressed in this study. An access time of 4 ns with full margins and of 2.3 ns with reduced margins were demonstrated. The corresponding full memory cycle times were 5 and 3.5 ns, respectively. Good agreement with computer simulations was obtained throughout.read more
Citations
More filters
Journal ArticleDOI
Josephson quantum interference computer devices
TL;DR: In this article, quantum interference devices with improved speed and power performance are discussed, and experiments with non-latching circuits are reviewed, and memory applications of quantum interferences are also considered.
Journal ArticleDOI
A 30-ps Josephson current injection logic (CIL)
TL;DR: In this paper, a family of novel Josephson logic circuits called current injection logic (CIL) is presented, which combines magnetically coupled interferometers with novel nonlinear injection gates to obtain ultra-fast logic speeds, wide margins, and greater fan-in and fan-out capabilities.
Journal ArticleDOI
A Josephson vortex‐flow device
TL;DR: In this article, an inverting, non-latching switching device capable of analog as well as digital signal amplification is investigated experimentally and theoretically (numerical simulations). The device reported is based on the dynamic properties of long Josephson junctions.
Journal ArticleDOI
Model for a 15 ns 16K RAM with Josephson junctions
TL;DR: An experimental memory model for investigating the feasibility of a 16K RAM memory with Josephson junctions was fabricated and tested in this paper, which indicated that a 16k chip is feasible electrically.
Journal ArticleDOI
570-ps 13-mW Josephson 1-kbit NDRO RAM
TL;DR: In this article, a 32*32-bit non-destructive readout (NDRO) memory cell array and peripheral circuits were fabricated using Nb multilayer planarization technology with Nb/AlO/sub x/Nb junctions and Mo resistors.
References
More filters
Journal ArticleDOI
Josephson Tunneling Barriers by rf Sputter Etching in an Oxygen Plasma
TL;DR: In this paper, a new technique for fabricating Josephson tunneling barriers has been developed, which includes an rf sputter etching step in argon for cleaning, followed by an Rf sputtering step in oxygen, which is attributed to a balance between sputtering and oxidation rates.
Journal ArticleDOI
Penetration depth measurements on type II superconducting films
W. Henkels,C. Kircher +1 more
TL;DR: In this article, a penetration depth measurement technique based on the dependence of the propagation velocity of electromagnetic waves in superconducting transmission lines is refined and used to accurately measure λ's in Pb films containing Au, In, or Bi additions.
Journal ArticleDOI
Quantum Interference Properties of Double Josephson Junctions
TL;DR: In this article, the dependence of the critical current on magnetic field on double Josephson tunnel junctions is discussed in a model which includes dependence of junction critical currents, magnetic self-screening, and asymmetry.
Journal ArticleDOI
Fabrication of experimental Josephson tunneling circuits
TL;DR: In this paper, a multilevel thin-film process was developed for fabricating experimental circuits containing Josephson tunneling gates, insulated crossings, superconducting contacts, and terminating resistors.
Journal ArticleDOI
A subnanosecond Josephson tunneling memory cell with nondestructive readout
TL;DR: The results show that ultra high speed random access NDRO memories with zero standby power can be built with Josephson devices.