Patent
Copper chemical-mechanical-polishing (CMP) dishing
Reads0
Chats0
TLDR
In this article, a method for forming inlaid copper interconnects in an insulating layer without the normally expected dishing that occurs after chemical-mechanical polishing of the excess copper is disclosed.Abstract:
A method is disclosed for forming inlaid copper interconnects in an insulating layer without the normally expected dishing that occurs after chemical-mechanical polishing of the excess copper. This is accomplished by forming a conformal blanket barrier layer over a substrate including a composite groove/hole structure already formed in an insulating layer and then growing a copper seed layer over the barrier layer. A layer of photoresist is next deposited over the substrate filling the composite structure. The photoresist layer, seed layer and the barrier layer are then removed by chemical-mechanical polishing, leaving the seed layer and the barrier layer on the inside walls of the composite structure, however. Then the photoresist is removed from the composite structure, and replaced, in its place, with electroless plated copper, which forms a dome-like protrusion extending from the composite structure. When the substrate is subjected to chemical-mechanical polishing in order to remove the excess copper, the dome-like structure prevents the dishing of the copper metal. In a second embodiment, the seed layer and the barrier layer are chemical-mechanical polished without first depositing a photoresist layer. Copper metal is next selectively formed by electroless plating having a dome-like protrusion, which in turn is removed by chemical-mechanical polishing without the detrimental formation of dishing in the copper metal.read more
Citations
More filters
Patent
Semiconductor processing system and methods using capacitively coupled plasma
Jang-Gyoo Yang,Matthew L. Miller,Xinglong Chen,Kien N. Chuc,Qiwei Liang,Shankar Venkataraman,Dmitry Lubomirsky +6 more
TL;DR: In this paper, a capacitively coupled plasma (CCP) unit is described inside a process chamber, and a pedestal is positioned below a gas reaction region into which the activated gas travels from the CCP unit.
Patent
Semiconductor processing systems having multiple plasma configurations
TL;DR: In this paper, the authors describe a system that includes a first plasma unit fluidly coupled with a first access of the chamber and configured to deliver a first precursor into the chamber through the first access.
Patent
Integrated electroless deposition system
Dmitry Lubomirsky,Arulkumar Shanmugasundram,Allen D'ambra,Timothy W. Weidman,Michael P. Stewart,Eugene Rabinovich,Svetlana Sherman,Manoocher Birang,Yaxin Wang,Michael X. Yang,Bradley Hansen +10 more
TL;DR: In this paper, the authors describe a cluster tool configured to deposit a material onto a substrate surface by using one or more electroless, electrochemical plating, CVD and/or ALD processing chambers.
Patent
Electroless deposition apparatus
Joseph J. Stevens,Dmitry Lubomirsky,Ian A. Pancham,Donald J. K. Olgado,Howard Grunes,Yeuk-Fai Edwin Mok +5 more
TL;DR: In this paper, a method of depositing a catalytic layer comprising at least one metal selected from the group consisting of noble metals, semi-noble metals, alloys thereof, and combinations thereof in sub-micron features formed on a substrate is described.
Patent
Contact metallization scheme using a barrier layer over a silicide layer
Timothy W. Weidman,Kapila Wijekoon,Zhize Zhu,Avgerinos V. Gelatos,Amit Khandelwal,Arulkumar Shanmugasundram,Michael X. Yang,Fang Mei,Farhad Moghadam +8 more
TL;DR: In this paper, a barrier layer is purposely allowed to react with traces of residual oxide at the silicon junction of the contact level feature to form a low resistance connection to fill the feature with a copper alloy by using an electroless deposition process.
References
More filters
Patent
Selective electroless copper deposited interconnect plugs for ULSI applications
TL;DR: In this article, a via opening in an inter-level dielectric (ILD) provides a path for connecting two conductive regions separated by the ILD, and an electroless copper deposition technique is used to auto-catalytically deposit copper in the via.
Patent
High conductivity interconnection line
TL;DR: High conductivity interconnection lines are formed of high conductivity material, such as copper, employing barrier layers impervious to the diffusion of copper atoms as discussed by the authors, and higher operating speeds are obtained with conductive interconnection line, preferably copper interconnection, formed above the wire bonding layer.
Patent
Electroless deposition for IC fabrication
Chiu H. Ting,Milan Paunovic +1 more
TL;DR: In this article, an electroless deposition of a conducting material on an underlying conductive region is used in a fabrication of a semiconductor device to form conductive layers, filling window and providing interconnections and terminals.
Patent
Self-aligned process for making contacts to silicon substrates during the manufacture of integrated circuits therein
TL;DR: In this article, a photoresist mask is used to control the etch of a vertical contact hole in the manufacturing process of a multi-level metal integrated circuit (MILIMA).
Patent
Implantation of nucleating species for selective metallization and products thereof
TL;DR: In this article, a method and structure in which a nucleating species is implanted through apertures of a metal-phobic layer into a support layer and copper or a like metal is selectively grown at the implant site or sites is described.