scispace - formally typeset
Journal ArticleDOI

Hardware-software codesign of embedded systems

Reads0
Chats0
TLDR
Maintaining a finite-state machine model throughout, this approach automatically synthesizes the entire design, including hardware-software interfaces, and preserves the formal properties of the design.
Abstract
Designers generally implement embedded controllers for reactive real-time applications as mixed software-hardware systems. In our formal methodology for specifying, modeling, automatically synthesizing, and verifying such systems, design takes place within a unified framework that prejudices neither hardware nor software implementation. After interactive partitioning, this approach automatically synthesizes the entire design, including hardware-software interfaces. Maintaining a finite-state machine model throughout, it preserves the formal properties of the design. It also allows verification of both specification and implementation, as well as the use of specification refinement through formal verification. >

read more

Citations
More filters
Journal ArticleDOI

Design of embedded systems: formal models, validation, and synthesis

TL;DR: This paper addresses the design of reactive real-time embedded systems by reviewing the variety of approaches to solving the specification, validation, and synthesis problems for such embedded systems.
Journal ArticleDOI

Hardware/software co-design

TL;DR: Co-design issues and their relationship to classical system implementation tasks are discussed to help develop a perspective on modern digital system design that relies on computer aided design (CAD) tools and methods.
Journal ArticleDOI

Hierarchical finite state machines with multiple concurrency models

TL;DR: This paper studies the semantics of hierarchical finite state machines that are composed using various concurrency models, particularly dataflow, discrete-events, and synchronous/reactive modeling, and argues that all three combinations are useful, and that the concurrency model can be selected independently of the decision to use hierarchical FSM's.
Proceedings ArticleDOI

Interface-based design

TL;DR: A new system design methodology is proposed that separates communication from behavior and the potential for this methodology to improve verification, modelling and synthesis is explored.
Journal ArticleDOI

A decade of hardware/software codesign

TL;DR: The term hardware/software codesign, coined about 10 years ago, describes a confluence of problems in integrated circuit design that tells us about the performance and energy consumption of single CPUs and multiprocessors.
References
More filters
Book

Compilers: Principles, Techniques, and Tools

TL;DR: This book discusses the design of a Code Generator, the role of the Lexical Analyzer, and other topics related to code generation and optimization.
Journal ArticleDOI

The synchronous data flow programming language LUSTRE

TL;DR: The authors describe LUSTRE, a data flow synchronous language designed for programming reactive systems-such as automatic control and monitoring systems-as well as for describing hardware.
Journal ArticleDOI

Model-Checking in Dense Real-Time

TL;DR: An algorithm for model-checking, for determining the truth of a TCTL-formula with respect to a timed graph, is developed and it is argued that choosing a dense domain instead of a discrete domain to model time does not significantly blow up the complexity of the model- checking problem.
Journal ArticleDOI

The synchronous approach to reactive and real-time systems

TL;DR: The authors present and discuss the application fields and the principles of synchronous programming, which makes it possible to handle compilation, logical correctness proofs, and verification of real-time programs in a formal way, leading to a clean and precise methodology for design and programming.
Proceedings ArticleDOI

Sequential circuit design using synthesis and optimization

TL;DR: SIS serves as both a framework within which various algorithms can be tested and compared and as a tool for automatic synthesis and optimization of sequential circuits.