scispace - formally typeset
Patent

Method of depositing a silicon germanium tin layer on a substrate

Reads0
Chats0
TLDR
In this paper, a method for depositing silicon germanium tin (SiGeSn) layer on a substrate is described. But it is not shown how to obtain the SiGeSn layer on the substrate.
Abstract
Methods of depositing silicon germanium tin (SiGeSn) layer on a substrate are disclosed herein. In some embodiments, a method may include co-flowing a silicon source, a germanium source, and a tin source comprising a tin halide to a process chamber at a temperature of about 450 degrees Celsius or below and a pressure of about 100 Torr or below to deposit the SiGeSn layer on a first surface of the substrate. In some embodiments, the tin halide comprises tin tetrachloride (SnCl4).

read more

Citations
More filters
Patent

Process gas management for an inductively-coupled plasma deposition reactor

TL;DR: In this paper, the authors describe a process gas distributor, an insulating confinement vessel, and an inductively coupled plasma (ICP) coil arranged around a portion of a sidewall of the insulating vessel and positioned so that the sidewall separates the plasma generation region from the ICP coil.
Patent

Semiconductor reaction chamber showerhead

TL;DR: In this paper, a body having an opening, a first plate positioned within the opening and having a plurality of slots, a second plate positioned inside the opening, and having the same number of slots.
Patent

Gas Supply Manifold And Method Of Supplying Gases To Chamber Using Same

TL;DR: In this paper, a gas inlet system for a wafer processing reactor includes a tubular gas manifold conduit adapted to be connected to a gas-inlet port of the Wafer Processing Reactor.
Patent

System and method for gas-phase sulfur passivation of a semiconductor surface

TL;DR: In this paper, improved methods and systems for passivating a surface of a high-mobility semiconductor and structures and devices formed using the methods are disclosed, which includes providing a highmobile semiconductor surface to a chamber of a reactor and exposing the high-mobile semiconductor surfaces to a gas-phase sulfur precursor to passivate the surface.
Patent

Systems and methods for dynamic semiconductor process scheduling

TL;DR: In this article, the authors present an approach to increase throughput and reduce resource conflicts and delays in semiconductor processing tools by analyzing, by a computer program operating on a computer system, a plurality of expected times to complete each of a respective plurality of actions to be performed by a semiconductor processor, the processor including a first process module and a second process module.
References
More filters
Patent

Precursor source mixtures

TL;DR: A precursor source mixture is defined as a mixture of an element that is bound by at least one ligand from the group consisting of hydride, alkyl, alkenyl, cycloalkenyl, aryl, carbonyl, imido, hydrazido, phosphido, nitrosyl, nitryl and nitrate, nitrile, halide, azide, siloxy, silyl, and halogenated, sulfonated or silyated derivatives thereof, which is dissolved, emulsified or suspended
Patent

Sixsnyge1-x-y and related alloy heterostructures based on si, ge and sn

TL;DR: In this article, a novel method for synthesizing device-quality alloys and ordered phases in a Si-Ge-Sn system uses a UHV-CVD process and reactions of SnD4 with SiH3GeH3.
Patent

Technique for strain engineering in si-based transistors by using embedded semiconductor layers including atoms with high covalent radius

TL;DR: By incorporating an atomic species of increased covalent radius, which may at least partially substitute germanium, a highly efficient strain mechanism may be provided, in which the risk of stress relief due to germania conglomeration and lattice defects may be reduced as discussed by the authors.
Patent

Inhibitors for selective deposition of silicon containing films

TL;DR: In this paper, a method for depositing a single crystalline silicon film comprises: providing a substrate disposed within a chamber; introducing to the chamber under chemical vapor deposition conditions a silicon precursor, a chlorine containing etchant and an inhibitor source for decelerating reactions between the silicon precursor and the chlorine-containing etchant.
Journal ArticleDOI

Synthesis of ternary SiGeSn semiconductors on Si(100) via SnxGe1−x buffer layers

TL;DR: In this paper, single-phase Si1−x−yGexSny alloys with random diamond cubic structures are created on Si(100) via ultrahigh vacuum chemical vapor deposition reactions of SnD4 with SiH3GeH3 at 350 °C.