RAPID: Approximate Pipelined Soft Multipliers and Dividers for High Throughput and Energy Efficiency
Reads0
Chats0
TLDR
RAPID as mentioned in this paper is the first pipelined approximate multiplier and divider architecture, customized for FPGAs, which efficiently utilizes 6-input Look-up Tables (6-LUTs) and fast carry chains to implement Mitchell's approximate algorithms.Abstract:
The rapid updates in error-resilient applications along with their quest for high throughput have motivated designing fast approximate functional units for Field-Programmable Gate Arrays (FPGAs). Studies that proposed imprecise functional techniques are posed with three shortcomings: first, most inexact multipliers and dividers are specialized for Application-Specific Integrated Circuit (ASIC) platforms. Second, state-of-the-art (SoA) approximate units are substituted, mostly in a single kernel of a multi-kernel application. Moreover, the end-to-end assessment is adopted on the Quality of Results (QoR), but not on the overall gained performance. Finally, existing imprecise components are not designed to support a pipelined approach, which could boost the operating frequency/throughput of, e.g., division-included applications. In this paper, we propose RAPID, the first pipelined approximate multiplier and divider architecture, customized for FPGAs. The proposed units efficiently utilize 6-input Look-up Tables (6-LUTs) and fast carry chains to implement Mitchell's approximate algorithms. Our novel error-refinement scheme not only has negligible overhead over the baseline Mitchell's approach but also boosts its accuracy to 99.4% for arbitrary size of multiplication and division. Experimental results demonstrate the efficiency of the proposed pipelined and non-pipelined RAPID multipliers and dividers over accurate counterparts. Moreover, the end-to-end evaluations of RAPID, deployed in three multi-kernel applications in the domains of bio-signal processing, image processing, and moving object tracking for Unmanned Air Vehicles (UAV) indicate up to 45% improvements in area, latency, and Area-Delay-Product (ADP), respectively, over accurate kernels, with negligible loss in QoR. read more
Citations
More filters
Journal ArticleDOI
RAPID: Approximate Pipelined Soft Multipliers and Dividers for High Throughput and Energy Efficiency
TL;DR: RAPID as mentioned in this paper is the first pipelined approximate multiplier and divider architecture, customized for FPGAs, which efficiently utilizes 6-input Look-up Tables (6-LUTs) and fast carry chains to implement Mitchell's approximate algorithms.
References
More filters
Journal ArticleDOI
PhysioBank, PhysioToolkit, and PhysioNet: components of a new research resource for complex physiologic signals.
Ary L. Goldberger,Luís A. Nunes Amaral,Leon Glass,Jeffrey M. Hausdorff,Plamen Ch. Ivanov,Roger G. Mark,Joseph E. Mietus,George B. Moody,Chung-Kang Peng,H. Eugene Stanley +9 more
TL;DR: The newly inaugurated Research Resource for Complex Physiologic Signals (RRSPS) as mentioned in this paper was created under the auspices of the National Center for Research Resources (NCR Resources).
Book ChapterDOI
A Benchmark and Simulator for UAV Tracking
TL;DR: A new aerial video dataset and benchmark for low altitude UAV target tracking, as well as, a photo-realistic UAV simulator that can be coupled with tracking methods to easily extend existing real-world datasets.
Journal ArticleDOI
Measuring the Gap Between FPGAs and ASICs
Ian Kuon,Jonathan Rose +1 more
TL;DR: Experimental measurements of the differences between a 90- nm CMOS field programmable gate array (FPGA) and 90-nm CMOS standard-cell application-specific integrated circuits (ASICs) in terms of logic density, circuit speed, and power consumption for core logic are presented.
Journal ArticleDOI
Computer Multiplication and Division Using Binary Logarithms
TL;DR: A method of computer multiplication and division is proposed which uses binary logarithms and an error analysis is given and a means of reducing the error for the multiply operation is shown.
Proceedings ArticleDOI
EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods
TL;DR: The EvoApprox8b library provides Verilog, Matlab and C models of all approximate circuits and the error is given for seven different error metrics.