scispace - formally typeset
Journal ArticleDOI

Receiver array for optical interconnection

Niloy K. Dutta, +2 more
- 19 Jun 1997 - 
- Vol. 33, Iss: 13, pp 1165-1167
TLDR
The fabrication and performance characteristics of a receiver electronics array for optical data links and parallel optical interconnects are described and the 18-channel array operates at 622 Mbit/s with 10-15 error rate.
Abstract
The fabrication and performance characteristics of a receiver electronics array for optical data links and parallel optical interconnects are described. The 18-channel array operates at 622 Mbit/s with a 10-15 error rate.

read more

References
More filters
Journal ArticleDOI

A systems perspective on digital interconnection technology

TL;DR: In this paper, the authors evaluate the optimal packaging and interconnection technology that should be used in future system designs, and suggest that parallel optical data links based on a laser array technology implemented at the board-to-board level are presently advantageous.
Journal ArticleDOI

200-Mb/s/ch 100-m optical subsystem interconnections using 8-channel 1.3-/spl mu/m laser diode arrays and single-mode fiber arrays

TL;DR: In this paper, the authors developed optical subsystem interconnections using long-wavelength laser diode arrays and single-mode fiber arrays, and demonstrated and channel 200-Mb/s/ch 100m transmission using compact (0.18 cc/ch/module), low power (total 280 mW/ch), fully integrated transmitter and receiver modules with an ECL (emitter coupled logic) interface.
Journal ArticleDOI

A gigabit-rate five-highway GaAs OE-LSI chipset for high-speed optical interconnections between modules or VLSIs

TL;DR: A gigabit-rate five highway interface GaAs optoelectronic LSI chipset has been fabricated for the 0.85 mu m wavelength range optical interconnections between modules or VLSIs.
Journal ArticleDOI

Multichannel parallel data link for optical communication

Y. Ota, +1 more
- 01 May 1991 - 
TL;DR: The MODLINK (multichannel parallel optical data link) system is described, which provides 12 parallel data channels; one channel may be used for clock signal, and provisions are made for synchronizing the data channels with the clock.
Related Papers (5)