scispace - formally typeset
Proceedings ArticleDOI

Understanding the forbidden pitch and assist feature placement

Reads0
Chats0
TLDR
In this article, it has been shown that the variation of the critical dimension as well as the exposure latitude of the main feature is a direct consequence of light field interference between the main features and the neighboring features.
Abstract
Optical proximity effect is a well-known phenomenon in photolithography. Such an effect results from the structural interaction between the main feature and the neighboring features. Recent observations have shown that such structural interactions not only affect the critical dimension of the main feature at the image plane, but also the exposure latitude of the main feature. In this paper, it has been shown that the variation of the critical dimension as well as the exposure latitude of the main feature is a direct consequence of light field interference between the main feature and the neighboring features. Depending on the phase of the field produced by the neighboring features, the main feature critical dimension and exposure latitude can be improved by constructive light field interference, or degraded by destructive light field interference. The phase of the field produced by the neighboring features can be shown to be in the location where the field produced by the neighboring features can be shown to be dependent on the pitch as well as the illumination angle. For a given illumination, the forbidden pitch lies in the location where the field produced by the neighboring features interferes with the field of the main feature destructively. The theoretical analysis given here offers the tool to map out the forbidden pitch locations for any feature size and illumination conditions. More importantly, it provides the theoretical ground for illumination design in order to suppress the forbidden pitch phenomenon, and for scattering bar placement to achieve optimal performance as well.

read more

Citations
More filters
Patent

Methods for defining contact grid in dynamic array architecture

TL;DR: In this article, the vertical connection structures are placed at a number of gridpoints within a vertical connection placement grid so as to provide electrical connectivity between layout features in the lower and higher chip levels.
Patent

Cell circuit and layout with linear finfet structures

TL;DR: In this paper, a cell circuit and corresponding layout is disclosed to include linear-shaped diffusion fins defined to extend over a substrate in a first direction so as to extend parallel to each other.
Patent

Methods for multi-wire routing and apparatus implementing same

Daryl Fox, +1 more
TL;DR: In this article, a rectangular interlevel connector array (RICA) is defined in a semiconductor chip, where a virtual grid for inter-level connector placement is defined to include a first set of parallel virtual lines that extend across the layout in a first direction, and a second set of Parallel Virtual Lines (RLs) that extend along a parallel virtual line in a second direction perpendicular to the first direction.
Patent

Methods for cell phasing and placement in dynamic array architecture and implementation of the same

TL;DR: In this paper, a logic block area is defined to include a first chip level where layout features are placed according to a first virtual grate, and a second chip level in which layout feature are placed based on a second virtual grate.
Patent

Finfet transistor circuit

TL;DR: In this article, the gate electrodes of the second finfet transistors of the first and second transistor types are electrically connected to each other and positioned on opposite sides of a gate electrode track.
Related Papers (5)