M
Marc Aoulaiche
Researcher at Katholieke Universiteit Leuven
Publications - 124
Citations - 1613
Marc Aoulaiche is an academic researcher from Katholieke Universiteit Leuven. The author has contributed to research in topics: Negative-bias temperature instability & MOSFET. The author has an hindex of 20, co-authored 124 publications receiving 1539 citations.
Papers
More filters
Proceedings ArticleDOI
NBTI from the perspective of defect states with widely distributed time scales
Ben Kaczer,Tibor Grasser,Javier Martin-Martinez,Eddy Simoen,Marc Aoulaiche,Ph. J. Roussel,Guido Groeseneken +6 more
TL;DR: In this paper, a broad similarity between negative bias temperature instability (NBTI) relaxation and 1/ε noise is observed and individual transitions in NBTI relaxation in small pFETs are observed and Poisson defect number statistics is inferred.
Journal ArticleDOI
Insight Into N/PBTI Mechanisms in Sub-1-nm-EOT Devices
Moonju Cho,Jae-Duk Lee,Marc Aoulaiche,B. Kaczer,Philippe Roussel,Thomas Kauerauf,Robin Degraeve,Jacopo Franco,Lars-Ake Ragnarsson,Guido Groeseneken +9 more
TL;DR: In this paper, the negative/positive bias temperature instability (N/PBTI) degradation mechanisms in the sub-1-nm equivalent oxide thickness (EOT) regime are presented.
Journal ArticleDOI
Channel Hot Carrier Degradation Mechanism in Long/Short Channel $n$ -FinFETs
Moonju Cho,Philippe Roussel,Ben Kaczer,Robin Degraeve,Jacopo Franco,Marc Aoulaiche,Thomas Chiarella,Thomas Kauerauf,Naoto Horiguchi,Guido Groeseneken +9 more
TL;DR: In this paper, the authors studied the channel hot carrier degradation mechanisms in n-FinFET devices and showed that in long channel devices, interface degradation by hot carriers mainly degrades the device at the maximum impact ionization condition (VG ~ VD/2).
Proceedings ArticleDOI
Review of reliability issues in high-k/metal gate stacks
Robin Degraeve,Marc Aoulaiche,Ben Kaczer,Philippe Roussel,Thomas Kauerauf,S. Sahhaf,Guido Groeseneken +6 more
TL;DR: In this article, the authors show how measurement, characterization techniques and physical degradation models can be transferred from SiO2 (or SiON) single layers to high-k stacks.
Journal ArticleDOI
Optimizing the Readout Bias for the Capacitorless 1T Bulk FinFET RAM Cell
Nadine Collaert,Marc Aoulaiche,Michal Rakowski,Augusto Redolfi,B. De Wachter,J. Van Houdt,Malgorzata Jurczak +6 more
TL;DR: In this article, the authors demonstrate a one-transistor capacitorless DRAM on standard bulk FinFET, using no additional processing, and show that, due to the use of the ground-plane doping and optimization of the READ bias conditions, no special process adjustment is required to obtain wide programming windows and long retention times, even for fin widths down to 20 nm.