M
Marek Perkowski
Researcher at Portland State University
Publications - 338
Citations - 6047
Marek Perkowski is an academic researcher from Portland State University. The author has contributed to research in topics: Logic synthesis & Boolean function. The author has an hindex of 38, co-authored 328 publications receiving 5809 citations. Previous affiliations of Marek Perkowski include East West University & Warsaw University of Technology.
Papers
More filters
Journal ArticleDOI
Inductive Learning of Quantum Behaviors
Martin Lukac,Marek Perkowski +1 more
TL;DR: This paper studied new concepts of robotic behaviors - determin- istic and quantum probabilistic - and extended the logic synthesis approach to Inductive Machine Learning for the case of learning quantum circuits from behavioral examples.
Journal ArticleDOI
Learning hardware using multiple-valued logic - Part 2: Cube calculus and architecture
TL;DR: The approach uses combinatorial synthesis methods developed within the framework of the logic synthesis approach in digital-circuit-design automation to speed up the logic operators performed in the learning hardware.
Journal ArticleDOI
A Group Algebraic Approach to NPN Classification of Boolean Functions
TL;DR: This paper reports the first time to report the number of NP and NPN classifications for Boolean functions with 9-10 variables, and reduces the computation complexity from 2mm! to (m + 1)!
Proceedings ArticleDOI
Hierarchical Hough transform based on pyramidal architecture
C. Espinosa,Marek Perkowski +1 more
TL;DR: A hierarchical Hough transform based on pyramidal architecture is described, being a main component of the low-to-medium spatial vision subsystem for a mobile robot and proving to give results of high quality as compared with the standard HT implementation.
Proceedings ArticleDOI
Highly testable Boolean ring logic circuits
TL;DR: The BRSOPs allow MVL functions to be implemented with vectors of binary AND and EXOR gates; allow the use of a binary logic fault model; and allow a time-multiplexed implementation that is highly testable and uses less redundant circuitry.