scispace - formally typeset
Book ChapterDOI

Cache attacks and countermeasures: the case of AES

Reads0
Chats0
TLDR
In this article, the authors describe side-channel attacks based on inter-process leakage through the state of the CPU's memory cache, which can be used for cryptanalysis of cryptographic primitives that employ data-dependent table lookups.
Abstract
We describe several software side-channel attacks based on inter-process leakage through the state of the CPU’s memory cache. This leakage reveals memory access patterns, which can be used for cryptanalysis of cryptographic primitives that employ data-dependent table lookups. The attacks allow an unprivileged process to attack other processes running in parallel on the same processor, despite partitioning methods such as memory protection, sandboxing and virtualization. Some of our methods require only the ability to trigger services that perform encryption or MAC using the unknown key, such as encrypted disk partitions or secure network links. Moreover, we demonstrate an extremely strong type of attack, which requires knowledge of neither the specific plaintexts nor ciphertexts, and works by merely monitoring the effect of the cryptographic process on the cache. We discuss in detail several such attacks on AES, and experimentally demonstrate their applicability to real systems, such as OpenSSL and Linux’s dm-crypt encrypted partitions (in the latter case, the full key can be recovered after just 800 writes to the partition, taking 65 milliseconds). Finally, we describe several countermeasures for mitigating such attacks.

read more

Citations
More filters
Proceedings Article

Securing openssl against micro-architectural attacks

TL;DR: A version of the 2 k -ary modular exponentiation algorithm that is secure against current methods of side-channel analysis that can be applied to PCs (the so-called micro-architectural attacks) is presented.
Proceedings ArticleDOI

Solver-Aided Constant-Time Hardware Verification

TL;DR: Xenon as mentioned in this paper is a solver-aided, interactive method for formally verifying that Verilog hardware executes in constant-time by synthesizing a minimal set of secrecy assumptions.
Book ChapterDOI

A leakage-resilient zero knowledge proof for lattice problem

TL;DR: A new definition of leakage-resilient zero knowledge is given and an approximate version of the closest vector problem(GAPCVPγ) is constructed and a leakage- Resilient bit commitment scheme is given.
Proceedings ArticleDOI

Actual and historical state of side channel attacks theory

TL;DR: A discourse on the current status ofSCA, a review of state-of-art edge of SCA theory and extend classical classification scheme to position new SCA methods on it are developed.
Journal ArticleDOI

Cache-based characterization: A low-infrastructure, distributed alternative to network-based traffic and application characterization

TL;DR: In this article, an edge-oriented lightweight traffic characterization method, based on measuring contention on the last-level CPU cache, is proposed, which performs measurements directly on user machines using an unprivileged JavaScript-based webpage.
References
More filters
Journal ArticleDOI

Software protection and simulation on oblivious RAMs

TL;DR: This paper shows how to do an on-line simulation of an arbitrary RAM by a probabilistic oblivious RAM with a polylogaithmic slowdown in the running time, and shows that a logarithmic slowdown is a lower bound.

Serpent: A Proposal for the Advanced Encryption Standard

TL;DR: A new block cipher is proposed that uses S-boxes similar to those of DES in a new structure that simultaneously allows a more rapid avalanche, a more efficient bitslice implementation, and an easy analysis that enables it to be more secure than three-key triple-DES.
Book ChapterDOI

A Fast New DES Implementation in Software

TL;DR: A new optimized standard implementation of DES on 64-bit processors is described, which is about twice faster than the fastest known standard DES implementation on the same processor.
Book ChapterDOI

A side-channel analysis resistant description of the AES s-box

TL;DR: This article introduces a new masking countermeasure which is not only secure against first-order side-channel attacks, but which also leads to relatively small implementations compared to other masking schemes implemented in dedicated hardware.
Book ChapterDOI

An ASIC Implementation of the AES SBoxes

TL;DR: This article presents a hardware implementation of the S-Boxes from the Advanced Encryption Standard (AES), and shows that a calculation of this function and its inverse can be done efficiently with combinational logic.
Related Papers (5)