scispace - formally typeset
Book ChapterDOI

Cache attacks and countermeasures: the case of AES

Reads0
Chats0
TLDR
In this article, the authors describe side-channel attacks based on inter-process leakage through the state of the CPU's memory cache, which can be used for cryptanalysis of cryptographic primitives that employ data-dependent table lookups.
Abstract
We describe several software side-channel attacks based on inter-process leakage through the state of the CPU’s memory cache. This leakage reveals memory access patterns, which can be used for cryptanalysis of cryptographic primitives that employ data-dependent table lookups. The attacks allow an unprivileged process to attack other processes running in parallel on the same processor, despite partitioning methods such as memory protection, sandboxing and virtualization. Some of our methods require only the ability to trigger services that perform encryption or MAC using the unknown key, such as encrypted disk partitions or secure network links. Moreover, we demonstrate an extremely strong type of attack, which requires knowledge of neither the specific plaintexts nor ciphertexts, and works by merely monitoring the effect of the cryptographic process on the cache. We discuss in detail several such attacks on AES, and experimentally demonstrate their applicability to real systems, such as OpenSSL and Linux’s dm-crypt encrypted partitions (in the latter case, the full key can be recovered after just 800 writes to the partition, taking 65 milliseconds). Finally, we describe several countermeasures for mitigating such attacks.

read more

Citations
More filters
Journal ArticleDOI

Leveraging Side-Channel Information for Disassembly and Security

TL;DR: A taxonomy of hardware-based monitoring techniques against different cyber and hardware attacks is provided, the potentials and unique challenges are highlighted, and how power-based side-channel instruction-level monitoring can offer suitable solutions to prevailing embedded device security issues are displayed.

Scalable security architecture for trusted software

TL;DR: The Bastion architecture is presented, a hardware-software security architecture for providing protection scalable to a large number of security-critical tasks and the design space of alternatives for one of its core security functions: memory authentication is surveyed.
Proceedings ArticleDOI

Trace Buffer Attack: Security versus observability study in post-silicon debug

TL;DR: This paper identifies trace buffers as a source of information leakage and shows that, unless proper countermeasure is taken, Trace Buffer Attack is capable of partially recovering the secret keys of different AES implementations.
Proceedings ArticleDOI

New Side Channels Targeted at Passwords

TL;DR: This paper has found that the unprivileged operation of modifying the user key mappings for X Windows clients enables a side channel sufficient for un Privileged processes to steal that user's passwords, even enabling the attacker to gain root access via sudo.
Book ChapterDOI

Side-Channel Attacks Meet Secure Network Protocols

TL;DR: It is shown that most implementations of the AES present in popular open-source cryptographic libraries are vulnerable to side-channel attacks, even in a network protocol scenario when the attacker has limited control of the input.
References
More filters
Journal ArticleDOI

Software protection and simulation on oblivious RAMs

TL;DR: This paper shows how to do an on-line simulation of an arbitrary RAM by a probabilistic oblivious RAM with a polylogaithmic slowdown in the running time, and shows that a logarithmic slowdown is a lower bound.

Serpent: A Proposal for the Advanced Encryption Standard

TL;DR: A new block cipher is proposed that uses S-boxes similar to those of DES in a new structure that simultaneously allows a more rapid avalanche, a more efficient bitslice implementation, and an easy analysis that enables it to be more secure than three-key triple-DES.
Book ChapterDOI

A Fast New DES Implementation in Software

TL;DR: A new optimized standard implementation of DES on 64-bit processors is described, which is about twice faster than the fastest known standard DES implementation on the same processor.
Book ChapterDOI

A side-channel analysis resistant description of the AES s-box

TL;DR: This article introduces a new masking countermeasure which is not only secure against first-order side-channel attacks, but which also leads to relatively small implementations compared to other masking schemes implemented in dedicated hardware.
Book ChapterDOI

An ASIC Implementation of the AES SBoxes

TL;DR: This article presents a hardware implementation of the S-Boxes from the Advanced Encryption Standard (AES), and shows that a calculation of this function and its inverse can be done efficiently with combinational logic.
Related Papers (5)