scispace - formally typeset
Open AccessJournal ArticleDOI

Designing and Verifying Communication Protocols Using Model Driven Architecture and Spin Model Checker

Prabhu Shankar Kaliappan, +1 more
- 09 Dec 2008 - 
- Vol. 01, Iss: 1, pp 13-19
Reads0
Chats0
TLDR
A 2-Phase strategy based on the UML state machine and sequence diagram is introduced to satisfy the properties of communication protocols and is compared with the developed UML models.
Abstract
The need of communication protocols in today’s environment increases as much as the network explores. Many new kinds of protocols, e.g. for information sharing, security, etc., are being developed day-to-day which often leads to rapid, premature developments. Many protocols have not scaled to satisfy important properties like deadlock and livelock freedom, since MDA focuses on the rapid development rather than on the quality of the developed models. In order to fix the above, we introduce a 2-Phase strategy based on the UML state machine and sequence diagram. The state machine is converted into PROMELA code as a protocol model and its properties are derived from the sequence diagram as Linear Temporal Logic (LTL) through automation. The PROMELA code is interpreted through the SPIN model checker, which helps to simulate the behavior of protocol. Later the automated LTL properties are supplemented to the SPIN for the verification of protocol properties. The results are compared with the developed UML model and SPIN simulated model. Our test results impress the designer to verify the expected results with the system design and to identify the errors which are unnoticed during the design phase.

read more

Content maybe subject to copyright    Report

Citations
More filters

Holzmann의 ˝The Model Checker SPIN˝에 대하여

TL;DR: 본 논문에서는 Dr Gerald J. Holzmann이 제시하였던 커널 스케줄링 방식을 프로세스 ACSR-VP 보인다.
Journal ArticleDOI

A formal verification framework for SysML activity diagrams

TL;DR: A formal verification framework based on mapping a composition of SysML activity diagrams to the input language of the probabilistic symbolic model checker called ''PRISM'' is proposed that supports the most important artifacts.
Journal ArticleDOI

A quantitative verification framework of SysML activity diagrams under time constraints

TL;DR: A novel verification framework based on PRISM probabilistic model checker that takes the SysML activity diagram as input and produces their equivalent timed probabilism automata that is/are expressed in PRISM language is proposed.
Journal ArticleDOI

Synthesizing Distributed Protocol Specifications from a UML State Machine Modeled Service Specification

TL;DR: A synthesis method is proposed that automatically synthesizes the protocol specification of distributed protocol entities from the service specification, given that both types of specifications are modeled in UML protocol state machines.
Proceedings ArticleDOI

A probabilistic and timed verification approach of SysML state machine diagram

TL;DR: A probabilistic and timed verification framework of State Machine diagrams extended with time and probability features of PRISM language is proposed and efficiency is demonstrated by analyzing performability properties on a Automatic Teller Machine case study.
References
More filters
Proceedings ArticleDOI

Automated translation of UML models of architectures for verification and simulation using SPIN

TL;DR: An approach to check desired properties of a class of distributed component based software architectures characterized by indirect connection via mediators and shared space is developed and demonstrated in the context of an architectural design implementing the NetBill protocol for e-commerce.
Proceedings ArticleDOI

Symbolic model checking of UML statechart diagrams with an integrated approach

TL;DR: A new approach for the specification and verification of finite state systems is put forward, first specified in UML statechart diagrams, then formalized in the /spl pi/calculus and finally verified automatically by NuSMV.
Proceedings ArticleDOI

Verifying UML Diagrams with Model Checking: A Rewriting Logic Based Approach

TL;DR: A framework supporting a formal verification of UML diagrams using the Maude language, to preserve the coherence in object-oriented systems description and use model checking techniques to support formally their verification process.
Book ChapterDOI

A UML profile for communicating systems

TL;DR: The intention of the paper is to present the main work done which is defining an actual profile and mapping this to SDL and an implementation by an XSLT-based mapping from UML to behavioral and structural SDL specifications is available.