scispace - formally typeset
N

Nabil Imam

Researcher at Intel

Publications -  23
Citations -  7778

Nabil Imam is an academic researcher from Intel. The author has contributed to research in topics: Neuromorphic engineering & Spiking neural network. The author has an hindex of 13, co-authored 22 publications receiving 5385 citations. Previous affiliations of Nabil Imam include Trinity College, Dublin & Yale University.

Papers
More filters
Journal ArticleDOI

A million spiking-neuron integrated circuit with a scalable communication network and interface

TL;DR: Inspired by the brain’s structure, an efficient, scalable, and flexible non–von Neumann architecture is developed that leverages contemporary silicon technology and is well suited to many applications that use complex neural networks in real time, for example, multiobject detection and classification.
Journal ArticleDOI

Loihi: A Neuromorphic Manycore Processor with On-Chip Learning

TL;DR: Loihi is a 60-mm2 chip fabricated in Intels 14-nm process that advances the state-of-the-art modeling of spiking neural networks in silicon, and can solve LASSO optimization problems with over three orders of magnitude superior energy-delay-product compared to conventional solvers running on a CPU iso-process/voltage/area.
Journal ArticleDOI

TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip

TL;DR: This work developed TrueNorth, a 65 mW real-time neurosynaptic processor that implements a non-von Neumann, low-power, highly-parallel, scalable, and defect-tolerant architecture, and successfully demonstrated the use of TrueNorth-based systems in multiple applications, including visual object recognition.
Proceedings ArticleDOI

A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm

TL;DR: This work fabricated a key building block of a modular neuromorphic architecture, a neurosynaptic core, with 256 digital integrate-and-fire neurons and a 1024×256 bit SRAM crossbar memory for synapses using IBM's 45nm SOI process, leading to ultra-low active power consumption.
Proceedings ArticleDOI

Building block of a programmable neuromorphic substrate: A digital neurosynaptic core

TL;DR: A building block of a modular neuromorphic architecture, a neurosynaptic core that is fully configurable in terms of neuron parameters, axon types, and synapse states and its fully digital implementation achieves one-to-one correspondence with software simulation models.