Y
Yoshihito Amemiya
Researcher at Hokkaido University
Publications - 229
Citations - 3017
Yoshihito Amemiya is an academic researcher from Hokkaido University. The author has contributed to research in topics: Electronic circuit & CMOS. The author has an hindex of 26, co-authored 229 publications receiving 2921 citations. Previous affiliations of Yoshihito Amemiya include Nippon Telegraph and Telephone.
Papers
More filters
Precisely-timed synchronization among spiking neural circuits on analog VLSIs
TL;DR: A simple analog spike timing dependent plasticity STDP circuit was designed for constructing a neural network that exhibited robust synchronization under a noisy environment and confirmed that it operated as required.
Journal ArticleDOI
Noise-induced phase synchronization among analog mos oscillator circuits
TL;DR: In this paper, the authors experimentally demonstrate noise-induced phase synchronization among multiple electrical oscillator circuits constructed by discrete MOS devices, where multiple nonlinear oscillators can be synchronized with each other when they accept common pulse perturbations randomly distributed in time.
Journal ArticleDOI
Discrete Dynamical Systems Consisting of Single-Electron Circuits
TL;DR: A sample circuit consisting of two single-electron oscillators coupled with each other through a coupling capacitor that exhibits a variety of periodic oscillations and produces a series of bifurcations as the coupling capacitance increases.
Journal ArticleDOI
Stochastic Resonance in an Array of Locally-Coupled McCulloch-Pitts Neurons with Population Heterogeneity
TL;DR: A new class of stochastic resonance is found in a simple neural network that consists of photoreceptors generating nonuniform outputs for common inputs with random offsets and an ensemble of noisy McCulloch-Pitts neurons each of which has random threshold values in the temporal domain.
Proceedings ArticleDOI
A hardware depressing synapse and its application to contrast-invariant pattern recognition
TL;DR: A simple neural network using depressing synapses is introduced and it is shown that a device using the neural network can perform contrast-invariant pattern recognition based on a neuromorphic processing architecture.