Open AccessJournal Article
Design and Simulation of UART Serial Communication Module Based on Verilog-HDL
Reads0
Chats0
TLDR
By using the Verilog-HDL to describe the three kernel functional modules of the Uart, making them as a whole and simulating them with the Modelsim, the results of the simulation are completely consistent with the UART protocol.Abstract:
The protocol of the UART,a full-duplex data transmission protocol,is widely used in data communication and control systemsIn the industry,it dose not use all the functions of the UART but the coreThere are three kernel functional modules in UART which consists of baud rate generator,receiver and transmitterBy using the Verilog-HDL to describe the three kernel functional modules of the UART,making them as a whole and simulating them with the Modelsim,the results of the simulation are completely consistent with the UART protocolread more
Citations
More filters
Proceedings ArticleDOI
Design and Simulation of UART Serial Communication Module Based on VHDL
Yi-yuan Fang,Xue-jun Chen +1 more
TL;DR: The UART implemented with VHDL language can be integrated into the FPGA to achieve compact, stable and reliable data transmission.
Proceedings ArticleDOI
Thermal Aware Low Power Universal Asynchronous Receiver Transmitter Design on FPGA
TL;DR: This work is going to design thermal aware energy efficient Universal Asynchronous Receiver Transmitter (UART) that will create an avenue for thermal aware green communication.
Implementation of UART with BIST Technique in FPGA
TL;DR: A new fault coverage test pattern generator using a linear feedback shift register (LFSR) called FC-L FSR can perform fault analysis and reduce the power of a circuit during test by generating three intermediate patterns between the random patterns by reducing the hardware utilization.
Implementation of Badminton Motion Analysis and Training System based on IoT Sensors
TL;DR: The proposed badminton motion analysis and training system has the advantage with low power, because it communicates with the program through BLE communication, so it is possible to collect objective result data with less errors than the conventional flag signal based method by coach.
Journal ArticleDOI
Thermally Aware LVCMOS based Low Power Universal Asynchronous Receiver Transmitter Design on FPGA
TL;DR: This work is going to design LVCMOS based energy efficient Universal Asynchronous Receiver Transmitter (UART) that will create an avenue for IO standards based green communication.