Open AccessBook
Error Control Coding, Second Edition
Shu Lin,Daniel J. Costello +1 more
Reads0
Chats0
About:
The article was published on 2004-04-01 and is currently open access. It has received 528 citations till now.read more
Citations
More filters
Journal ArticleDOI
Capacity Limits of Optical Fiber Networks
TL;DR: In this article, the capacity limit of fiber-optic communication systems (or fiber channels?) is estimated based on information theory and the relationship between the commonly used signal to noise ratio and the optical signal-to-noise ratio is discussed.
Journal ArticleDOI
Enabling Public Auditability and Data Dynamics for Storage Security in Cloud Computing
TL;DR: To achieve efficient data dynamics, the existing proof of storage models are improved by manipulating the classic Merkle Hash Tree construction for block tag authentication, and an elegant verification scheme is constructed for the seamless integration of these two salient features in the protocol design.
Proceedings ArticleDOI
Bit error rate in NAND Flash memories
Neal R. Mielke,Todd A. Marquart,Ning Wu,Jeffrey Alan Kessenich,Hanmant P. Belgal,Eric Schares,F. Trivedi,E. Goodness,L.R. Nevill +8 more
TL;DR: NAND flash memories have bit errors that are corrected by error-correction codes (ECC), but UBER is a strong function of program/erase cycling and subsequent retention time, so UBER specifications must be coupled with maximum specifications for these quantities.
Journal ArticleDOI
Improving NAND Flash Based Disk Caches
TL;DR: This paper shows how flash can be used in todaypsilas server platforms as a disk cache and proposes two improvements that improves performance and reliability, and shows that flash lifetime can be improved by a factor of 20 when using a programmable flash memory controller.
Proceedings ArticleDOI
Reducing cache power with low-cost, multi-bit error-correcting codes
Christopher B. Wilkerson,Alaa R. Alameldeen,Zeshan A. Chishti,Wei Wu,Dinesh Somasekhar,Shih-Lien Lu +5 more
TL;DR: The significant impact of variations on refresh time and cache power consumption for large eDRAM caches is shown and Hi-ECC, a technique that incorporates multi-bit error-correcting codes to significantly reduce refresh rate, is proposed.