Proceedings ArticleDOI
Guided multilevel approximation of less significant bits for power reduction
D. Celia,Nitin Chandrachoodan +1 more
- pp 1-6
Reads0
Chats0
TLDR
A generic technique, guided multilevel approximation, by which most of the basic arithmetic circuits of a media processing application can be built, and power saving ranging from 30% to 75% is obtained with minimum loss of accuracy.Abstract:
Approximate circuit design has gained significance in recent years targeting applications like media processing where 100% accuracy is not mandatory. Though different approximate adders and multipliers are described in the literature, there is no common approach yet by which many arithmetic circuits can be designed. In this paper we propose a generic technique, guided multilevel approximation, by which most of the basic arithmetic circuits of a media processing application can be built. Basic circuits such as adders, multipliers, filters and multiply-accumulate units are designed using the straight-forward generic technique and power saving ranging from 30% to 75% is obtained with minimum loss of accuracy.read more
References
More filters
Proceedings ArticleDOI
A low-power, high-performance approximate multiplier with configurable partial error recovery
TL;DR: It is shown that by utilizing an appropriate error recovery, the proposed approximate multiplier achieves similar processing accuracy as traditional exact multipliers but with significant improvements in power and performance.
Proceedings ArticleDOI
MACACO: modeling and analysis of circuits for approximate computing
TL;DR: The results show that MACACO can help a designer to systematically evaluate the impact of approximate circuits, and to choose between different approximate implementations, thereby facilitating the adoption of such circuits for approximate computing.
Proceedings ArticleDOI
Design of voltage-scalable meta-functions for approximate computing
TL;DR: This work proposes design techniques which enable the hardware implementations of these meta-functions to scale more gracefully under voltage over-scaling, and demonstrates that the optimized meta-function implementations consume up to 30% less energy at iso-error rates, while achieving upto 27% lower error rates when compared to their baseline counterparts.
Proceedings ArticleDOI
Low-power high-speed multiplier for error-tolerant application
TL;DR: By introducing accuracy as a design parameter, the bottleneck of conventional digital IC design techniques can be breakthrough to improve on the performances of power consumption and speed.