Proceedings ArticleDOI
Progress and challenges in VLSI placement research
Igor L. Markov,Jin Hu,Myung-Chul Kim +2 more
- pp 275-282
Reads0
Chats0
TLDR
The history of placement research, the progress leading up to the state of the art, and outstanding challenges are surveyed.Abstract:
Given the significance of placement in IC physical design, extensive research studies performed over the last 50 years addressed numerous aspects of global and detailed placement. The objectives and the constraints dominant in placement have been revised many times over, and continue to evolve. Additionally, the increasing scale of placement instances affects the algorithms of choice for high-performance tools. We survey the history of placement research, the progress achieved up to now, and outstanding challenges.read more
Citations
More filters
Journal ArticleDOI
Modern microprocessor built from complementary carbon nanotube transistors
Gage Hills,Christian Lau,Andrew Wright,Samuel H. Fuller,Mindy D. Bishop,Tathagata Srimani,Pritpal Kanhaiya,Rebecca Ho,Aya G. Amer,Yosi Stein,Denis Murphy,Arvind,Anantha P. Chandrakasan,Max M. Shulaker +13 more
TL;DR: This work experimentally validates a promising path towards practical beyond-silicon electronic systems and proposes a manufacturing methodology for carbon nanotubes, a set of combined processing and design techniques for overcoming nanoscale imperfections at macroscopic scales across full wafer substrates.
Journal ArticleDOI
Limits on fundamental limits to computation
TL;DR: Fundamental limits to computation in the areas of manufacturing, energy, physical space, design and verification effort, and algorithms are reviewed, to outline what is achievable in principle and in practice.
Vlsi Physical Design From Graph Partitioning To Timing Closure
TL;DR: This living document is pleased to provide this living document for unlocking the evergrowing vocabulary of abbreviations and acronyms of the telecommunications world.
Journal ArticleDOI
A graph placement methodology for fast chip design
Azalia Mirhoseini,Anna Goldie,Anna Goldie,Mustafa Yazgan,Joe Wenjie Jiang,Ebrahim M. Songhori,Shen Wang,Young-Joon Lee,Eric Johnson,Omkar Pathak,Azade Nazi,Jiwoo Pak,Andy Tong,Kavya Srinivasa,William Hang,Emre Tuncer,Quoc V. Le,James Laudon,Richard Ho,Roger Carpenter,Jeffrey Dean +20 more
TL;DR: In this article, the authors presented a deep reinforcement learning approach to chip floorplanning, which can automatically generate chip floorplans that are superior or comparable to those produced by humans in all key metrics, including power consumption, performance and chip area.
References
More filters
Proceedings ArticleDOI
Register placement for high-performance circuits
TL;DR: This work forms the register placement problem as a minimum weighted maximum independent set problem on a weighted conflict graph and proposes a novel efficient two-stage heuristic to solve it and shows that it can place all registers without overlaps and achieve significant improvement on the total and maximal register movement.
Journal ArticleDOI
On controlling perturbation due to repeaters during quadratic placement
TL;DR: The author demonstrates that this growth leads to massive placement perturbations that break the convergence of today's interleaved placement and repeater-insertion flows and presents two new force models for repeaters targeted towards quadratic placement algorithms.