Proceedings ArticleDOI
Progress and challenges in VLSI placement research
Igor L. Markov,Jin Hu,Myung-Chul Kim +2 more
- pp 275-282
Reads0
Chats0
TLDR
The history of placement research, the progress leading up to the state of the art, and outstanding challenges are surveyed.Abstract:
Given the significance of placement in IC physical design, extensive research studies performed over the last 50 years addressed numerous aspects of global and detailed placement. The objectives and the constraints dominant in placement have been revised many times over, and continue to evolve. Additionally, the increasing scale of placement instances affects the algorithms of choice for high-performance tools. We survey the history of placement research, the progress achieved up to now, and outstanding challenges.read more
Citations
More filters
Proceedings ArticleDOI
Qubit placement to minimize communication overhead in 2D quantum architectures
TL;DR: In this article, the authors proposed an optimization method that considers qubit-to-qubit interactions in 2D grid architectures to alleviate the latency of quantum circuits mapped to these architectures.
Journal ArticleDOI
RePlAce: Advancing Solution Quality and Routability Validation in Global Placement
TL;DR: RePlAce is the first work to achieve superior solution quality across all the IS PD-2005, ISPD-2006, MMS, DAC-2012, and ICCAD-2012 benchmark suites with a single global placement engine.
Journal ArticleDOI
ePlace: Electrostatics-Based Placement Using Fast Fourier Transform and Nesterov's Method
TL;DR: A novel placement density function eDensity is developed, which models every object as positive charge and the density cost as the potential energy of the electrostatic system, which is more effective, generalized, simpler, and faster than previous works.
Proceedings ArticleDOI
ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement
TL;DR: The reconstitution of the existing benchmarks via the injection of realistic yet fictitious pin data and routing rules enable more meaningful comparisons of new placement algorithms by industrial detailed routing, beginning with the 2014 ISPD placement contest.
Electronic Design Automation for Integrated Circuits Handbook: EDA for IC implementation, circuit design and process technology
TL;DR: In this paper, the authors present a set of tools for analog and mixed-signal integrated circuits, including layout tools for Analog ICs and Mixed-Signal SoCs.
References
More filters
Proceedings ArticleDOI
A Linear-Time Heuristic for Improving Network Partitions
TL;DR: An iterative mincut heuristic for partitioning networks is presented whose worst case computation time, per pass, grows linearly with the size of the network.
Book
Monotone operators in Banach space and nonlinear partial differential equations
TL;DR: PDE examples by type linear problems as mentioned in this paper, including nonlinear stationary problems, nonlinear evolution problems, and nonlinear Cauchy problems, can be found in this paper.
Book ChapterDOI
VPR: A new packing, placement and routing tool for FPGA research
Vaughn Betz,Jonathan Rose +1 more
TL;DR: In terms of minimizing routing area, VPR outperforms all published FPGA place and route tools to which the authors can compare and presents placement and routing results on a new set of circuits more typical of today's industrial designs.
Book
Algorithms for VLSI Physical Design Automation
TL;DR: This book is a core reference for graduate students and CAD professionals and presents a balance of theory and practice in a intuitive manner.