S
Si-Hyeong Cho
Researcher at Samsung
Publications - 3
Citations - 23
Si-Hyeong Cho is an academic researcher from Samsung. The author has contributed to research in topics: Comparator & Voltage. The author has an hindex of 1, co-authored 3 publications receiving 6 citations.
Papers
More filters
Proceedings ArticleDOI
25.2 A 16Gb Sub-1V 7.14Gb/s/pin LPDDR5 SDRAM Applying a Mosaic Architecture with a Short-Feedback 1-Tap DFE, an FSS Bus with Low-Level Swing and an Adaptively Controlled Body Biasing in a 3 rd -Generation 10nm DRAM
Yong-Hun Kim,Hyung-Jin Kim,Jaemin Choi,Min-Su Ahn,Dongkeon Lee,Seung-Hyun Cho,Dong-Yeon Park,Young-Jae Park,Min-Soo Jang,Yong-Jun Kim,Jinyong Choi,Sung-Woo Yoon,Jae-Woo Jung,Jae-Koo Park,Jae-Woo Lee,Dae-Hyun Kwon,Hyung-Seok Cha,Si-Hyeong Cho,Seong-hoon Kim,Jihwa You,Kyoung-Ho Kim,Dae Hyun Kim,Byung-Cheol Kim,Young-Kwan Kim,Jun-Ho Kim,Seouk-Kyu Choi,Chan-Young Kim,Byongwook Na,Hye-In Choi,Reum Oh,Jeong-Don Ihm,Seung-Jun Bae,Nam Sung Kim,Jung-Bae Lee +33 more
TL;DR: In this article, a mosaic architecture is introduced to increase the density to 16Gb, even in a limited package size, and the I/O performance is improved by shortening the length for the top metal, and a short-feedback sense amplifier with dedicated Vthis articles for a 1-tap DFE.
Journal ArticleDOI
Dual-Loop Two-Step ZQ Calibration for Dynamic Voltage–Frequency Scaling in LPDDR4 SDRAM
Chang-Kyo Lee,Junha Lee,Ki-Ho Kim,Jin-Seok Heo,Jin-Hyeok Baek,Gil-Hoon Cha,Daesik Moon,Dong-Hun Lee,Jongwook Park,Seunseob Lee,Si-Hyeong Cho,Young-Ryeol Choi,Kyung-Soo Ha,Eunsung Seo,Youn-sik Park,Seung-Jun Bae,In-Dal Song,Seok-Hun Hyun,Hyuck-Joon Kwon,Young-Soo Sohn,Jung-Hwan Choi,Kwang-Il Park,Seong-Jin Jang +22 more
TL;DR: The proposed dual-loop two-step ZQ calibration design improves the overall DRAM power efficiency based on the existing LPDDR4 SDRAM architecture without circuit overhead.
Proceedings ArticleDOI
Dual-loop 2-step ZQ calibration for dedicated power supply voltage in LPDDR4 SDRAM
Chang-Kyo Lee,Junha Lee,Ki-Ho Kim,Jin-Seok Heo,Gil-Hoon Cha,Jin-Hyeok Baek,Daesik Moon,Yoon-Joo Eom,Taesung Kim,Hyunyoon Cho,Young Hoon Son,Seong-Hwan Kim,Jongwook Park,Sewon Eom,Si-Hyeong Cho,Young-Ryeol Choi,Seungseob Lee,Kyung-Soo Ha,Young-Seok Kim,Bo-Tak Lim,Dae-Hee Jung,Eungsung Seo,Kyoung-Ho Kim,Yoon-Gyu Song,Youn-sik Park,Tae-Young Oh,Seung-Jun Bae,In-Dal Song,Seok-Hun Hyun,Joon-Young Park,Hyuck-Joon Kwon,Young-Soo Sohn,Jung-Hwan Choi,Kwang-Il Park,Seong-Jin Jang +34 more
TL;DR: A dual-loop 2-step ZQ calibration scheme with 20nm DRAM process to support dedicated supply voltage (VDD, VDDQ) and code-referred periodic ZQ update (CPZU) scheme can track the VT variation while minimizing the interference.