Proceedings ArticleDOI
A lumped component programmable delay element for Ultra-Wideband beamforming
Naga Rajesh,Shanthi Pavan +1 more
- pp 1-4
Reads0
Chats0
TLDR
A ladder filter based programmable time delay element for beamforming in Ultra-Wideband (UWB) systems is introduced and achieves lower power dissipation, better area efficiency, and finer delay and gain resolution more efficiently.Abstract:
We introduce a ladder filter based programmable time delay element for beamforming in Ultra-Wideband (UWB) systems When compared to conventional methods based on the tapped delay line architecture, our technique achieves lower power dissipation, better area efficiency, and finer delay and gain resolution more efficiently The proposed architecture is more scalable, has better parasitic absorption capability and highly programmable with delay and gain resolution dependent only on transconductor resolution A prototype delay line designed for the 31-106 GHz UWB range achieves a delay range of 80 ps with 05 ps resolution and a gain range of -30 dB to +10 dB with 015 dB step Fabricated in a 025 μm SiGe BiCMOS process, the delay element occupies an active area of 1 mm2 and consumes 47 mW from a 25 V supply A four antenna beamforming system using the delay element can achieve scanning range of ± 51° with resolution of 086 ° for antenna spacing of 10 mmread more
Citations
References
More filters
Journal ArticleDOI
An Integrated Ultra-Wideband Timed Array Receiver in 0.13 $\mu{\hbox{m}}$ CMOS Using a Path-Sharing True Time Delay Architecture
TL;DR: A fully integrated CMOS ultra-wideband 4-channel timed array receiver for high-resolution imaging application and a path-sharing true time delay architecture to reduce the chip area for integrated circuits are presented.
Journal ArticleDOI
Silicon-Based Ultra-Wideband Beam-Forming
TL;DR: In this article, a fully integrated UWB beam-former with controllable true time delay and power gain is reported, achieving a 4-bit delay variation for a total of 64 ps of achievable group delay with 4-ps resolution, a 5-dB gain variation in 1-dB steps, and a worst case -3dB gain bandwidth of 13 GHz.
Journal ArticleDOI
Efficient Scalable Modeling of Double- $\pi$ Equivalent Circuit for On-Chip Spiral Inductors
TL;DR: This paper presents an efficient technique to generate a scalable double-pi circuit model for spiral inductors using a relatively simple single-pi model and converts the model to the double- pi model according to the physics-based conversion algorithm.
Journal ArticleDOI
Power and Area-Efficient Adaptive Equalization at Microwave Frequencies
TL;DR: The proposed technique, which is term the lumped parameter equalizer, addresses several of the problems associated with conventional microwave equalizers based on the tapped delay line structure and is suitable for combating inter-symbol-interference at very high data rates.