scispace - formally typeset
D

Dirk Timmermann

Researcher at University of Rostock

Publications -  347
Citations -  5318

Dirk Timmermann is an academic researcher from University of Rostock. The author has contributed to research in topics: Wireless sensor network & Web service. The author has an hindex of 31, co-authored 336 publications receiving 4884 citations. Previous affiliations of Dirk Timmermann include Nanyang Technological University & Infineon Technologies.

Papers
More filters
Proceedings ArticleDOI

Low energy adaptive clustering hierarchy with deterministic cluster-head selection

TL;DR: A communication protocol named LEACH (low-energy adaptive clustering hierarchy) is modified and its stochastic cluster-head selection algorithm is extended by a deterministic component to reduce the power consumption of wireless microsensor networks.
Proceedings ArticleDOI

Weighted Centroid Localization in Zigbee-based Sensor Networks

TL;DR: Weighted centroid localization (WCL) provides a fast and easy algorithm to locate devices in wireless sensor networks that is derived from a centroid determination which calculates the position of devices by averaging the coordinates of known reference points.
Proceedings ArticleDOI

Microservices approach for the internet of things

TL;DR: The microservice approach has created a hype in the domain of cloud and enterprise application business as mentioned in this paper, where one monolithic application is split up into a set of distributed services and those are strongly decoupled to enable high maintainability and scalability.
Journal ArticleDOI

Major results from the first plasma campaign of the Wendelstein 7-X stellarator

R. C. Wolf, +457 more
- 27 Jul 2017 - 
TL;DR: The Wendelstein 7-X (W7-X) as mentioned in this paper is a state-of-the-art ECRH-based system for plasma start-up and operation using electron cyclotron resonance heating (ECRH).
Journal ArticleDOI

Low latency time CORDIC algorithms

TL;DR: An improved method which guarantees a constant scale factor when employing redundant addition schemes and an architecture with increased parallelism which considerably reduces the CORDIC latency time and the amount of hardware is described.