W
Wayne Luk
Researcher at Imperial College London
Publications - 737
Citations - 13643
Wayne Luk is an academic researcher from Imperial College London. The author has contributed to research in topics: Field-programmable gate array & Reconfigurable computing. The author has an hindex of 54, co-authored 703 publications receiving 12517 citations. Previous affiliations of Wayne Luk include Fudan University & University of London.
Papers
More filters
Proceedings ArticleDOI
Optimizing instruction-set extensible processors under data bandwidth constraints
TL;DR: The authors present a methodology for generating optimized architectures for data bandwidth constrained extensible processors and describe a scalable integer linear programming (ILP) formulation, that extracts the most profitable set of instruction-set extensions given the available data bandwidth and transfer latency.
Proceedings ArticleDOI
A high-level compilation toolchain for heterogeneous systems
Wayne Luk,Jose G. F. Coutinho,Tim Todman,Y.M. Lam,W.G. Osborne,Kong Woei Susanto,Qiang Liu,W.S. Wong +7 more
TL;DR: Harmonic is a toolchain that targets multiprocessor heterogeneous systems comprising different types of processing elements such as general-purposed processors, digital signal processors, and field-programmable gate arrays from a high-level C program.
Proceedings ArticleDOI
Accelerating Database Systems Using FPGAs: A Survey
TL;DR: This survey presents a systematic review of research relating to accelerating analytical database systems using FPGAs, including studies of database acceleration frameworks and accelerator implementations for various database operators.
Proceedings ArticleDOI
A hardware Gaussian noise generator for channel code evaluation
TL;DR: A hardware-based Gaussian noise generator used as a key component in a hardware simulation system, for exploring channel code behavior at very low bit error rates (BERs) in the range of 10/sup -9/ to 10/Sup -10/.
Proceedings ArticleDOI
Towards Efficient Convolutional Neural Network for Domain-Specific Applications on FPGA
TL;DR: TuRF, an end-to-end CNN acceleration framework to efficiently deploy domain-specific applications on FPGA by transfer learning that adapts pre-trained models to specific domains, replacing standard convolution layers with efficient convolution blocks, and applying layer fusion to enhance hardware design performance.