W
Wayne Luk
Researcher at Imperial College London
Publications - 737
Citations - 13643
Wayne Luk is an academic researcher from Imperial College London. The author has contributed to research in topics: Field-programmable gate array & Reconfigurable computing. The author has an hindex of 54, co-authored 703 publications receiving 12517 citations. Previous affiliations of Wayne Luk include Fudan University & University of London.
Papers
More filters
Proceedings ArticleDOI
Efficient assembly for high order unstructured FEM meshes
TL;DR: This paper translates FEM vector assembly mapping into data access scheduling to perform vector assembly directly on the FPGA, as part of the hardware pipeline, and shows how to efficiently partition the problem into dense and sparse sub-problems which map well onto FPGAs.
Proceedings ArticleDOI
Custom hardware architectures for posture analysis
M.P.T. Juvonen,Jose G. F. Coutinho,J. L. Wang,Benny Lo,Wayne Luk,Oskar Mencer,Guang-Zhong Yang +6 more
TL;DR: One of the designs, which targets a Xilinx XC2V6000 FPGA at 90.2 MHz, represents a 145-fold speedup over a software version running on a 3 GHz Pentium-4 computer.
Proceedings ArticleDOI
Developing parallel architectures for range and image sensors
Shaori Guo,Wayne Luk,P. Probert +2 more
TL;DR: A parametrised edge detector and its systolic implementation using field-programmable gate arrays (FPGAs) are presented, and experiments and analyses indicate that the circuits can satisfy the performance requirements.
Journal ArticleDOI
Toward Full-Stack Acceleration of Deep Convolutional Neural Networks on FPGAs.
TL;DR: In this article, a highly customized streaming hardware architecture that focuses on improving the compute efficiency for streaming applications by providing full-stack acceleration of CNNs on FPGAs is presented.
Proceedings ArticleDOI
Reconfigurable Acceleration of Short Read Mapping with Biological Consideration
TL;DR: In this paper, the authors propose a novel alignment pipeline that considers all information in sequencing data for biologically accurate acceleration of short read mapping, which can accelerate the memory-bound operations which have been a bottleneck in short read alignment.