W
Wayne Luk
Researcher at Imperial College London
Publications - 737
Citations - 13643
Wayne Luk is an academic researcher from Imperial College London. The author has contributed to research in topics: Field-programmable gate array & Reconfigurable computing. The author has an hindex of 54, co-authored 703 publications receiving 12517 citations. Previous affiliations of Wayne Luk include Fudan University & University of London.
Papers
More filters
Proceedings ArticleDOI
CUSTARD - a customisable threaded FPGA soft processor and tools
R. Dimond,Oskar Mencer,Wayne Luk +2 more
TL;DR: A flexible processor and compiler generation system, FPGA implementations of CUSTARD and performance/area results for media and cryptography benchmarks are presented.
Book ChapterDOI
Optimizing CNN-Based Object Detection Algorithms on Embedded FPGA Platforms
TL;DR: A novel method to optimise CNN-based object detection algorithms targeting embedded FPGA platforms by taking network architectures and resource constraints as input, and tunes hardware parameters with algorithm-specific information to explore the design space and achieve high performance.
Book ChapterDOI
High-Performance Embedded Architecture and Compilation Roadmap
Koen De Bosschere,Wayne Luk,Xavier Martorell,Nacho Navarro,Michael O'Boyle,Dionisios Pnevmatikatos,Alex Ramirez,Pascal Sainrat,André Seznec,Per Stenström,Olivier Temam +10 more
TL;DR: This paper is the result of the roadmapping process that took place within the HiPEAC community and beyond and concisely describes the key research challenges ahead of us and it will be used to steer the hiPEAC research efforts.
Proceedings ArticleDOI
Automatic Accuracy-Guaranteed Bit-Width Optimization for Fixed and Floating-Point Systems
TL;DR: This paper presents Minibit+, an approach that optimizes the bit-widths of fixed-point and floating-point designs, while guaranteeing accuracy, and can run over 200 times faster than current approaches to this problem while producing more accurate results.
Journal ArticleDOI
Truncation noise in fixed-point SFGs
TL;DR: A new model for predicting truncation error variance in fixed-point filter implementations is introduced and is shown to be more accurate than existing models, particularly for some direct hardware implementations.